www.ti.com
EVM Important Notice
37
SPRUI97D–May 2017–Revised September 2019
Submit Documentation Feedback
Copyright © 2017–2019, Texas Instruments Incorporated
AM571x Industrial Development Kit (IDK) Evaluation Module (EVM)
Hardware
Table 30. PCIe Connector – J52 (continued)
Pin Pin Nmae Signal Name
A17 HSIn(0) PCIE_PERn0
A18 Ground DGND
A19 Reserved No Connect
A20 Ground DGND
A21 HSIp(1) AM57XX_PCIE_PERp1
A22 HSIn(1) AM57XX_PCIE_PERn1
A23 Ground DGND
A24 Ground DGND
A25 HSIp(2) No Connect
A26 HSIn(2) No Connect
A27 Ground DGND
A28 Ground DGND
A29 HSIp(3) No Connect
A30 HSIn(3) No Connect
A31 Ground DGND
A32 Reserved No Connect
14 EVM Important Notice
Refer to the STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES (SSZZ027).
To Next Page
Loading...
Need help?
General
