Colibri Carrier Board Design Guide
Toradex AG l Altsagenstrasse 5 l 6048 Horw l Switzerland l +41 41 500 48 00 l www.toradex.com l info@toradex.com
2.4.1 Parallel RGB LCD Signals
Red LCD data signals (LSB: 0, MSB: 5)
Green LCD data signals (LSB: 0, MSB: 5)
Blue LCD data signals (LSB: 0, MSB: 5)
Data Enable (other names: Output Enable)
Pixel Clock (other names: Dot Clock, L_PCLK_WR)
Horizontal Sync (other names: Line Clock, L_LCKL_A0)
Vertical Sync (other names: Frame Clock, L_FCLK)
Table 7: Parallel RGB LCD Signals
2.4.2 Reference Schematics
2.4.2.1 18-bit Display Schematic Example
The parallel RGB interface can cause problems in passing the electromagnetic radiation tests when
used with high pixel clock frequency, especially if a display is connected over long flat flex cables.
The reduction of radiation needs to be taken into account. Keep the flat flex cables as short as
possible. Series resistors in the data lines reduce the slew rate of the signals, which reduces the
radiation problem but can introduce signal quality and timing problems. The serial resistor value is
a trade-off between electromagnetic radiation reduction and signal quality. A good starting value
is 22Ω.