EasyManua.ls Logo

Xilinx MIcroBlaze Development Spartan-3E 1600E Kit

Xilinx MIcroBlaze Development Spartan-3E 1600E Kit
168 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
124 MicroBlaze Development Kit Spartan-3E 1600 Edition User Guide
www.xilinx.com UG257 (v1.1) December 5, 2007
Chapter 15: Expansion Connectors
R
Header J4
The J4 header, shown in Figure 15-10, is located immediately to the left of the J1 header. It
uses a 6-pin header consisting of 0.1-inch centered stake pins. Four FPGA pins connect to
the J4 header, J4<4:1>. Four FPGA pins connect to the J4<4:1> header. The board supplies
3.3V to the accessory board mounted in the J4 socket on the bottom pin.
UCF Location Constraints
Figure 15-11 provides the User Constraint File (UCF) constraints for accessory headers,
including the I/O pin assignment and the I/O standard used. These header connections
are shared with the FX2 connector, as shown in Figure 15-7, page 122.
Figure 15-10: FPGA Connections to the J4 Accessory Header
J4
(R14)
J4<0>
J4<1>
J4<2>
J4<3>
(T14)
(R13)
(P13)
Spartan-3E FPGA
GND
3.3V
UG257_15_10_082907
Figure 15-11: UCF Location Constraints for Accessory Headers
# ==== 6-pin header J1 ====
# These four connections are shared with the FX2 connector
#NET "J1<0>" LOC = "B4" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
#NET "J1<1>" LOC = "A4" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
#NET "J1<2>" LOC = "D5" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
#NET "J1<3>" LOC = "C5" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
# ==== 6-pin header J2 ====
# These four connections are shared with the FX2 connector
#NET "J2<0>" LOC = "A6" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
#NET "J2<1>" LOC = "B6" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
#NET "J2<2>" LOC = "E7" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
#NET "J2<3>" LOC = "F7" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
# ==== 6-pin header J4 ====
# These four connections are shared with the FX2 connector
#NET "J4<0>" LOC = "D7" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
#NET "J4<1>" LOC = "C7" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
#NET "J4<2>" LOC = "F8" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
#NET "J4<3>" LOC = "E8" | IOSTANDARD = LVTTL | SLEW = SLOW | DRIVE = 6 ;
UG257_15_11_062106

Table of Contents

Related product manuals