EasyManuals Logo

Xilinx VCU128 User Manual

Xilinx VCU128
100 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #36 background imageLoading...
Page #36 background image
Figure 8: JTAG Chain Block Diagram
FTDI
USB
JTAG
(U8)
TCK
TMS
TDI
TDO
JTAG
2 mm
Conn.
(J4)
TDO
TDI
TMS
TCK
Level-shift
FPGA
Level-shift
1.8V3.3V
TCK
TMS
TDI TDO
1.8V 3.3V
U50
U1
U75
FMC+
HSPC
Connector
TMS
TCK
TDO
TDI
SPST Bus Switch
U72
J18
N.C.
X21649-110618
FMCP Connector JTAG Bypass
When an FMC is aached to the VCU128 board FMC+ HSPC connector J18, it is automacally
added to the JTAG chain through the electronically controlled single-pole single-throw (SPST)
switch U72. The SPST switch is in a normally closed state and transions to an open state when
the FMC is aached. Switch U72 adds an aached FMC to the FPGA JTAG chain as determined
by the FMCP_HSPC_PRSNT_M2C_B signal.
IMPORTANT
! The aached FMC must implement a TDI-to-TDO connecon through a device or
bypass jumper to ensure that the JTAG chain connects to the FPGA U1.
The JTAG connecvity on the VCU128 board allows a host computer to download bitstreams to
the FPGA using the Xilinx
®
tools. In addion, the JTAG connector allows debug tools such as the
Vivado
®
serial I/O analyzer or a soware debugger to access the FPGA. The Xilinx tools can also
program the Quad SPI ash memory.
Chapter 3: Board Component Descriptions
UG1302 (v1.0) December 21, 2018 www.xilinx.com
VCU128 Board User Guide 36
Send Feedback

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx VCU128 and is the answer not in the manual?

Xilinx VCU128 Specifications

General IconGeneral
BrandXilinx
ModelVCU128
CategoryMotherboard
LanguageEnglish

Related product manuals