Xilinx ZCU102

ZCU102 Evaluation Board User Guide www.xilinx.com 81
UG1182 (v1.2) March 20, 2017
Chapter 3: Board Component Descriptions
FMC HPC_0
Eight (8) MGTs in a common FPGA column are provided by PL-side MGT banks 229 and 230.
Available MGT reference clocks include the FMC defined GBT clocks 0 and 1 for HPC_0, a
programmable Si570 clock, and a jitter attenuated recovered clock from a Si5328. The MGT
reference clocks are located in adjacent MGT banks, 228, 229, and 230.
FMC HPC_1
Eight (8) MGTs in a common FPGA column are provided by PL-side MGT banks 129 and 130.
Available MGT reference clocks include the FMC defined GBT clocks 0 and 1 for HPC_1, a
programmable Si570 clock, and a user provided SMA clock. The MGT reference clocks are
located in adjacent MGT banks, 128, 129, and 130.
X-Ref Target - Figure 3-35
Figure 3-35: GTH Bank Assignments
0*7BB
0*7BB
0*7BB
0*7BB
0*7BB5()&/.B
0*7BB5()&/.B
+'0,B
+'0,B
+'0,B
60$B0*7
+'0,B6,B287
+'0,B5;B&/.
0*7BB
0*7BB
0*7BB
0*7BB
0*7BB5()&/.B
0*7BB5()&/.B
)0&B+3&B'3
)0&B+3&B'3
)0&B+3&B'3
)0&B+3&B'3
)0&B+3&B*%7&/.
1RWFRQQHFWHG
0*7BB
0*7BB
0*7BB
0*7BB
0*7BB5()&/.B
0*7BB5()&/.B
)0&B+3&B'3B
)0&B+3&B'3B
)0&B+3&B'3B
)0&B+3&B'3B
86(5B0*7B6,B&/2&.
86(5B60$B0*7B&/2&.
0*7BB
0*7BB
0*7BB
0*7BB
0*7BB5()&/.B
0*7BB5()&/.B
)0&B+3&B'3
)0&B+3&B'3
)0&B+3&B'3
)0&B+3&B'3
)0&B+3&B*%7&/.
1RWFRQQHFWHG
0*7BB
0*7BB
0*7BB
0*7BB
0*7BB5()&/.B
0*7BB5()&/.B
)0&B+3&B'3B
)0&B+3&B'3B
)0&B+3&B'3B
)0&B+3&B'3B
)0&B+3&B*%7&/.B
)0&B+3&B*%7&/.B
0*7BB
0*7BB
0*7BB
0*7BB
0*7BB5()&/.B
0*7BB5()&/.B
63)
63)
63)
63)
86(5B0*7B6,B&/2&.
6)3B6,B287
%$1.
%$1.
%$1.
%$1.
%$1.
%$1.
;
Send Feedback