EasyManuals Logo

Xilinx Zynq UltraScale+ ZCU208 User Manual

Xilinx Zynq UltraScale+ ZCU208
92 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #7 background imageLoading...
Page #7 background image
ZU48DR-2, FSVG1517 package
Form factor: see Board Specicaons
Conguraon from:
Dual QSPI
Micro-SD card
USB-to-JTAG bridge
PC4 2x7 2 mm JTAG pod at cable header
Clocks
GTR_REF_CLK_USB3 26 MHz
GTR_REF_CLK_SATA 125 MHz
CLK104 (various frequencies):
- CLK104_PL_CLK
- CLK104_PL_SYSREF
- CLK104_AMS_SYSREF
- CLK104_DDR_PLY_CAP_SYNC
- CLK104_ADC_REFCLK
- CLK104_DAC_REFCLK
8A34001 IEEE 1588, Synchronous Ethernet (SyncE), and eCPRI clock (various frequencies):
- 8A34001_Q1_OUT
- 8A34001_Q2_OUT
- 8A34001_Q3_OUT
- 8A34001_Q7_OUT
- 8A34001_Q8_OUT
- 8A34001_Q11_OUT
CLK_100 100 MHz
CLK_125 125 MHz
PS_REF_CLK 33.33 MHz
USER_MGT_SI570 (default 156.25 MHz)
USER_SI570_C0 (default 300 MHz)
USER_SI570_C1 (default 300 MHz)
Chapter 1: Introduction
UG1410 (v1.0) July 8, 2020 www.xilinx.com
ZCU208 Board User Guide 7
Send Feedback

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Xilinx Zynq UltraScale+ ZCU208 and is the answer not in the manual?

Xilinx Zynq UltraScale+ ZCU208 Specifications

General IconGeneral
BrandXilinx
ModelZynq UltraScale+ ZCU208
CategoryMotherboard
LanguageEnglish

Related product manuals