EasyManuals Logo

Agilent Technologies 33500 Series Service Guide

Agilent Technologies 33500 Series
166 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #153 background imageLoading...
Page #153 background image
153
Chapter 6 Service and Repair
Self-Test Procedures
4
6
.
* Refer to Self-Test Errors 605 - 609, on page 147 for additional information
about troubleshooting these errors.
Error Message and Meaning Probable Cause
606 Self-test failed; waveform FPGA revision check failed
This error indicates the processor tried to read the revision register from
the waveform FPGA (U1005) and received an invalid value. This could be
due to an un-programmed FPGA or an internal SPI communications
failure.
Processor Board or
Main Board*
607 Self-test failed; waveform FPGA read back error
This error indicates the processor was unable to write and read back from
a test location in the waveform FPGA (U1005). This could be due to an un-
programmed FPGA or an internal SPI communications failure.
Processor Board or
Main Board*
608 Self-test failed; waveform FPGA security check failed
This error indicates that the waveform FPGA (U1005) failed the internal
security check. This error can be caused by FPGA failures (tests 605-608),
an invalid FPGA image, or a malfunctioning security device (U1007). Self-
test will exit on this failure.
Processor Board or
Main Board*
609 Self-test failed; waveform FPGA security check failed
This error indicates that the waveform FPGA (U1005) failed the internal
security check. This error can be caused by FPGA failures (tests 605-608),
an invalid FPGA image, or a malfunctioning security device (U1007). Self-
test will exit on this failure.
Processor Board or
Main Board*
610 Self-test failed; main PLL not locked
This error indicates the waveform FPGA (U1005) was unable to lock to the
internal 10MHz oscillator (U903 or U905).
Main Board
611 Self-test failed; FPGA PLL not locked
This error indicates the waveform FPGA (U1005) was unable to lock to the
internal sample clock generator IC (U906).
Main Board
612 Self-test failed; Chan n, waveform memory PLL not locked
Waveform RAM for the indicated channel (U1101 or U1102) wasn't able to
lock to its clock.
Main Board

Table of Contents

Other manuals for Agilent Technologies 33500 Series

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Agilent Technologies 33500 Series and is the answer not in the manual?

Agilent Technologies 33500 Series Specifications

General IconGeneral
BrandAgilent Technologies
Model33500 Series
CategoryLaboratory Equipment
LanguageEnglish

Related product manuals