Alinx AXU4EV-E - Page 40

ZYNQ Ultrascale + FPGA Board AXU4EV-E User Manual
40 / 58
Amazon Store: https://www.amazon.com/alinx
Figure 3-3-1: DP interface design Schematic
The DisplayPort interface ZYNQ pin assignment is as follows:
Signal Name
ZYNQ Pin Number
ZYNQ Pin Number
Description
GT0_DP_TX_P
505_TX3_P
B23
Low bits of DP Data
Transmit Positive
GT0_DP_TX_N
505_TX3_N
B24
Low bits of DP Data
Transmit Negative
GT1_DP_TX_P
505_TX2_P
C25
High bits of DP Data
Transmit Positive
GT1_DP_TX_N
505_TX2_N
C26
High bits of DP Data
Transmit Negative
505_CLK1_P
505_CLK2_P
C21
DP Reference Clock
Positive
505_CLK1_N
505_CLK2_N
C22
DP Reference Clock
Negative
DP_AUX_OUT
PS_MIO27
J15
DP Auxiliary Data Output
DP_AUX_IN
PS_MIO30
F16
DP Auxiliary Data Input
DP_OE
PS_MIO29
G16
DP Auxiliary Data Output Enable
DP_HPD
PS_MIO28
K15
DP Insertion Signal Detection