EasyManua.ls Logo

AMD VCU118 - Quad SPI Flash Memory

AMD VCU118
132 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
VCU118 Board User Guide 36
UG1224 (v1.5) March 15, 2023
Chapter3: Board Component Descriptions
The VCU118 RLD3 72-bit memory component interface adheres to the constraints
guidelines documented in the RLD3 Design Guidelines section of UltraScale
Architecture-Based FPGAs Memory IP LogiCORE IP Product Guide (PG150) [Ref 4]. The
VCU118 RLD3 memory component interface is a 40Ω impedance implementation. For more
information on the internal VREF, see the "Supply Voltages for the SelectIO Pins", “V
REF
”,
and “Internal V
REF
” sections in UltraScale Architecture SelectIO Resources (UG571) [Ref 3].
For more details about the Micron RLD3 component memory, see the Micron
MT44K32M36RB-083E Data Sheet [Ref 18].
Quad SPI Flash Memory
VCU118 boards earlier than Rev. 2.0 host a linear BPI 16-bit flash configuration memory,
1 Gb (U133) Micron MT28GU01GAAA1EGC-0SIT. See Appendix C, BPI Flash Memory for
VCU118 Boards Prior to Revision 2.0.
[Figure 2-1, callout 6]
The Micron dual MT25QU01GBB8ESF serial NOR flash Quad SPI flash memories are capable
of holding the configuration image for the XCVU9P FPGA. To achieve higher performance
two Quad SPI flash memory devices are connected in parallel and provide an 8-bit data bus
for booting and configuration. This interface supports the QSPI32 mode as defined in the
UltraScale Architecture Configuration User Guide (UG570) [Ref 2].
The dual Quad SPI flash memories located at U133 (QSPI0) and U43 (QSPI1) provide 1 Gb
each of non-volatile storage that can be used for configuration and data storage.
Part number: MT25QU01GBB8ESF-0SIT (Micron)
Supply voltage: 1.8V
Datapath width: 8 bits
Data rate: various depending on single/dual/quad mode
The dual-QSPI circuitry is shown in Figure 3-2.
Send Feedback

Table of Contents

Related product manuals