0.6 (2019–07–25)
Amlogic Proprietary and Confidential
Copyright © Amlogic. All rights reserved.
56
Figure 5-15 RMII Timing Diagram
Table 5-12 RMII Timing Specification
Symbol Description Min. Typ. Max Unit Notes
tREFCLK RMII clock
period
20 ns 50MHz from
PHY
tOSU TXD & TX_
EN setup time
to rising edge
of RMII clock
1.8 10 ns To PHY
tOHD TXD & TX_
EN hold time
to rising edge
of RMII clock
1.4 10 ns To PHY
tISU RXD & DV
setup time to
rising edge of
RMII clock
1.0 10 ns From PHY
tIHD RXD & DV
hold time to
rising edge of
RMII clock
1.0 10 ns From PHY
Figure 5-16 RGMII Receive Timing Diagram
S905D3 Quick Reference Manual 5 Operating Conditions
Preliminary Version
Confidential for Wesion!
To Next Page
Loading...
