AMLOGIC S905D3 - 5.7.7 Audio Timing Specification

0.6 (2019–07–25)
Amlogic Proprietary and Confidential
Copyright © Amlogic. All rights reserved.
51
Figure 5-7 SDIO (SDR104) Output Timing Diagram
Table 5-7 SDIO (SDR104) Output Timing Specification
Inputs CMD, DAT (referenced to CLK)
Symbol Parameter Min Max Unit
tIS input set-up time 1.4 - ns
tIH input hold time 0.8 - ns
Note
SD card interface uses SDIO protocol.
5.7.3 NAND Timing Specification
Nand timing specifications are shown as below.
Figure 5-8 Async Waveform for Command/Address/Data Output Timing
S905D3 Quick Reference Manual 5 Operating Conditions
Preliminary Version
Confidential for Wesion!