- 80 -
26 GREG P Gate drive voltage regulator decoupling pin
25 DVDD P I/O refernece supply input (3.3V)
24 GND
Power ground
23 DGND P Digital I/O reference ground
22 GND
I/O reference ground
21 PWM AP I Input signal (positive), Half-bridge A
20 PWM AM I Input signal (negative), Half-bridge A
19 /RESET AB I Reset signal, active low
18 PWM BM I Input signal (negative), Half-bridge B
17 PWM BP I Input signal (positive), Half-bridge B
16 DREG P Digital supply voltage regulator decoupling pin
15 M1 I Mode selection pin
14 M2 I Mode selection pin
13 M3 I Mode selection pin
12 DREG RTN P
Digital supply voltage regulator decoupling return pin
11 PWM CP I Input signal (positive), Half-bridge C
10 PWM CM I Input signal (negative), Half-bridge C
9 /RESET CD I Reset signal, active low
8 PWM DM I Input signal (negative), Half-bridge D
7 PWM DP I Input signal (positive), Half-bridge D
6 /SD AB O Shutdown signal for half-bridge A and B
5 /SD CD O Shutdown signal for half-bridge C and D
4 /OTW O Over temperature warning output
3 GREG P Gate drive voltage regulator decoupling pin
2 GND P Power ground
1 GND
Power ground
56 GND
Power ground
55 GVDD P Voltage supply
54 BST D P HS bootstrap supply (BST)
53 PVDD D P Power supply input for half-bridge D
52 PVDD D P Power supply input for half-bridge D
51 OUT D O Output, half-bridge D
50 OUT D O Output, half-bridge D
To Next Page
Loading...
