Caen DT5740 - Technical Specifications Table; Table 2.3: Mod. DT5740 Technical Specifications

Document type:
Title:
Revision date:
Revision:
User's Manual (MUT)
Mod. DT5740 32 Channel 12bit - 65MS/s Digitizer
04/05/2016
12
NPO:
Filename:
Number of pages:
Page:
00100/09:5740x.MUTx/12
DT5740_REV12.DOC
50
16
2.7 Technical Specifications Table
Table 2.3: Mod. DT5740 technical specifications
GENERAL
Form Factor
154x50x164 mm
3
(WxHxD) Desktop
Weight
680 g
ANALOG INPUT
Channels
32 channels
Single-ended
Connector
ERNI SMC Dual
Row 68-pin
Bandwidth
30 MHz
Impedance
Z
in
= Ω @ 2V
pp
Z
in
= 1 kΩ @ 10V
pp
Full Scale Range
2 V
pp
/ 10 V
pp
(1)
Offset
Programmable 16-bit DAC for DC
offset adjustment on each channel.
Range: ±1 V (@2V
pp
); ±0.5 V (@10V
pp
)
⁽¹⁾ “size1 / size2” denotes different model versions
DIGITAL CONVERSION
Resolution
12 bits
Sampling Rate
62.5 MS/s simultaneously on each channel
65 MS/s using external clock
SYSTEM PERFORMANCE
ENOB
11.20
(48 kS Buffer)
SINAD
69.20 dB
(48 kS Buffer, open input)
THD
87.10 dB
SFDR
94.9 dB
SIGMA
0.50 LSB rms
ADC CLOCK GENERATION
Clock source: internal/external; on-board programmable PLL provides generation of the main
board clocks from internal (50 MHz local Oscillator) or external (CLK-IN connector) reference
I/O CONNECTORS
CLK-IN (AMP Modu II)
AC coupled differential input clock
LVDS, ECL, PECL, LVPECL, CML
(single ended NIM/TTL available by
A318 adapter)
Jitter<100ppm requested
GPO (LEMO)
General purpose digital output;
NIM/TTL; R
t
= 50 Ω
GPI (LEMO)
General purpose digital input
NIM/TTL
Z
in
= 50 Ω
TRG-IN (LEMO)
External trigger digital input
NIM/TTL; Z
in
= 50 Ω
MEMORY
192 kS/ch Multi-event Buffer divisible into 1 ÷ 1024 buffers
Independent read and write access; programmable event size and pre-post trigger
TRIGGER
Trigger Source
Self-trigger channel over/under-
threshold for Common (default
firmware) or Individual (DPP
firmware only) Trigger generation
External-trigger: Common Trigger
by TRG-IN or individual by LVDS
(DPP firmware only) connector
Software-trigger: Common Trigger
by software command
Trigger Propagation
GPO programmable digital output
Trigger Time Stamp
Default FW: 31-bit counter, 16 ns resolution, 17 s range;
48-bit extension available by firmware
DPP-QDC FW: 32-bit counter, 16 ns resolution, 68 s
range; 48-bit extension by firmware; 64-bit extension by
software
SYNCHRONIZATION
Clock Propagation
One-to-many: clock distribution
from an external clock source on
CLK-IN connector
Acquisition Synchronization
Sync, Start/Stop through digital I/O (GPI or TRG-IN input;
GPO output)
Trigger Time Stamps Alignment
By GPI input connector