Digi ConnectCore - Spi; Watchdog Timer; Uart

About the module Multiplexed GPIO
ConnectCore for i.MX51 Hardware Reference Manual
60
n IEC 60958 format SPIDF output
n 7 transmit clock source
n Consumer channel status support
n Support for interrupt and DMA
SPI
The module provides up to three SPI interfaces that can be configured in either master or slave mode.
Two of the SPI interfaces contain one 64 x 32 receive buffer (RXFIFO) and one 64 x 32 transmit buffer
(TXFIFO). The other SPI interface contains one 8 x 32 receive buffer and one 8 x 32 transmit buffer.
n Full-duplex synchronous serial interface
n Master/Slave configurable
n Two SPI interfaces support SPI clocks up to 66MHz in both Master and Slave mode
n One SPI interface supports SPI clocks up to 16.5MHz in both Master and Slave mode
n Up to four chip selects (two chip select for SPI1) to support multiple peripherals
n Transfer continuation function allows unlimited length data transfers
n Polarity and phase of the chip select (SS#) and SPI Clock (SCLK) are configurable
n Data ready output signal for fast data communication with fewer software interrupts
n DMA support
Watchdog timer
The watchdog timer module protects against system failures by providing a method of escaping from
unexpected events or programming errors. Once the watchdog module is activated, it must be
serviced by the software on a periodic basis. If servicing does not take place, the timer times out.
Upon a time-out, the watchdog timer module asserts the internal system reset signal.
n A time-out counter with time-out periods from 0.5 to 128 seconds
n Time resolution of 0.5 seconds
n Configurable time-out counter that can be programmed to run or stop during low-power and
debug modes
n Programmable interrupt generation prior to time-out
n Programmable time duration between interrupt and timeout events, from 0 to 128 seconds in
steps of 0.5 seconds
n Power down counter enabled out of any reset by default
UART
The module provides up to three UART ports. The UART 1 is a full-modem UART port with all the
handshake signals available. The UART 2 and UART 3 ports are 4-wire UART ports with data lines
RXD/TXD and the handshake lines RTS#/CTS#.
The main features of these UART ports are the following:
n 7 or 8 data bits
n 1 or 2 stop bits
n Programmable parity (even, odd, and no parity)