EasyManua.ls Logo

HP ESA-E Series - Page 266

HP ESA-E Series
398 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
5-112 Chapter5
Language Reference
STATus Subsystem
Questionable Integrity Enable
:STATus:QUEStionable:INTegrity:ENABle <number>
:STATus:QUEStionable:INTegrity:ENABle?
This command determines what bits in the Questionable Integrity
Condition Register will set bits in the Questionable Integrity Event
register, which also sets the Integrity Summary bit (bit 9) in the
Questionable Register. The variable <number> is the sum of the
decimal values of the bits you want to enable.
Factory Preset
and *RST: 32767 (all 1’s)
Range: 0 to 32767
Questionable Integrity Event Query
:STATus:QUEStionable:INTegrity[:EVENt]?
This query returns the decimal value of the sum of the bits in the
Questionable Integrity Event register.
NOTE The register requires that the equivalent PTR or NTR filters be set
before a condition register bit can set a bit in the event register.
The data in this register is latched until it is queried. Once queried, the
data is cleared.
Questionable Integrity Negative Transition
:STATus:QUEStionable:INTegrity:NTRansition <number>
:STATus:QUEStionable:INTegrity:NTRansition?
This command determines what bits in the Questionable Integrity
Condition register will set the corresponding bit in the Questionable
Integrity Event register when that bit has a negative transition (1 to 0)
The variable <number> is the sum of the decimal values of the bits that
you want to enable.
Factory Preset
and *RST: 0
Range: 0 to 32767
Questionable Integrity Positive Transition
:STATus:QUEStionable:INTegrity:PTRansition <number>
:STATus:QUEStionable:INTegrity:PTRansition?
This command determines what bits in the Questionable Integrity
Condition register will set the corresponding bit in the Questionable
Integrity Event register when that bit has a negative transition (1 to 0)

Table of Contents