Home
IBM
Industrial PC
7090
IBM 7090 User Manual
5
of 1
of 1 rating
190 pages
Give review
Manual
Specs
To Next Page
To Next Page
To Previous Page
To Previous Page
Loading...
positions
of
the
dividend
are
reduced
by
the
amount
of
the
divisor
and
the
difference
is
put
into
the
AC.
If
a
reduction
is
not
possible
the
AC
remains
the
same.
A
successful
reduction
causes
a
one
to
be
put
into
MQ(35).
After
the
reduction
time,
the
AC
and
MQ
are
shifted
left
to
bring
the
next
position
of
the
dividend
into
the
AC
and
another
reduc-
tion
is
tried.
This
operation
continues
until
all
positions
of
the
MQ
portion
of
the
divi-
dend
have
been
moved
to
the
AC.
Figure
5.3-20
shows
the
sequence
of
a
DVH
operation.
Because
subtraction
in
the
7090
is
accomplished
through
complement
addition,
the
AC
contents
are
put
into
comple-
ment
form
early
in
the
E
cycle.
This
complement
and
the
contents
of
the
SR
are
added
to
determine
if
the
quotient
will
be
small
enough
for
the
MQ
register.
A
Q
carry
indi-
cates
that
division
is
possible
and
a
no
Q
carry
indicates
that
division
is
not
possible.
Also,
during
the
E
cycle,
438
is
put
into
the
SC
and
this
will
be
used
to
indicate
when
all
dividend
positions
have
been
used.
When
there
is
no
Q
carry
as
a
result
of
the
E
cycle
test,
the
divide
check
trigger
is
turned
on
and
the
computer
is
Signalled
to
divide
check
end
operation.
An
L
cycle
occurs
before
actual
end
operation
because
the
divide
check
end
operation
signal
comes
too
late
in
the
E
cycle.
During
the
I
cycle
of
the
next
instruction,
the
master
stop
trig-
ger
is
turned
on
and
this
causes
B
cycle
interrupt
to
be
activated.
B
cycle
interrupt
prevents
I,
E,
and
L
cycles.
A
Q
carry
as
the
result
of
the
E
cycle
test
allows
normal
divide
operation
to
take
place.
Toward
the
end
of
the
E
cycle
the
AC
and
MQ
are
shifted
left,
the
SC
is
stepped
and
the
MQ
sign
is
set.
This
brings
the
next
position
of
the
dividend
into
the
AC.
Note
that
while
shifting
from
MQ(l)
to
AC
(35),
the
information
is
complemented
because
a
complement
number
is
used
in
the
AC.
The
computer
then
goes
into
L
cycleso
A
reduction
is
attempted
and
a
1
is
put
into
MQ(35)
if
the
reduction
is
successful.
Again
there
is
a
left
shift
of
the
AC
and
MQ
and
the
SC
is
stepped.
This
attempted
reduction
and
shifting
procedure
continues
until
the
SC
equals
zero.
When
the
SC=O,
divide
end
operation
is
actuated.
During
the
I
cycle
of
the
next
instruction
the
AC
is
again
complemented
to
make
the
remainder
a
true
number.
Divide
or
Proceed
DVP
+0221
(Min
I,
E,
L)
Figure
5.3-20
(Max
I,
E,
12L)
The
execution
of
this
instruction
is
identical
to
DVH
except
that
the
computer
is
not
stopped
for
the
divide
check
violation,
but
proceeds
to
the
next
instruction.
The
divide
check
trigger
is
not
allowed
to
turn
on
the
master
stop
trigger
during
the
I
cycle
of
the
next
instruction.
Variable-Length
Divide
or
Halt
VDH
+0224
(Min
I,
E)
Figure
5.3-20
(Max
I,
E,
12L)
This
instruction
operates
the
same
as
DVH,
except
that
the
number
of
reductions
to
be
taken
is
specified
by
the
count
in
positions
(12-17)
of
the
instruction.
The
number
of
positions
in
the
quotient
is
equal
to
the
count
and
will
be
contained
in
the
low-order
positions
of
the
MQ.
The
count
should
be
restricted
to
a
number
between
0
and
438'
A
zero
count
ends
operation
in
E
time
and
prevents
the
shift
at
the
end
of
the
E
cycle.
A
67
67
69
Table of Contents
Table of Contents
3
00 Introduction to the Ibm 7090
6
General System Operation
6
Functional Parts of Acomputer System
6
7090 System Make-Up
7
7090 General Logic
10
The Stored Program
11
Exercises
11
Computer Operations
13
Storage Word Designation
13
The 7090 Word
13
Numeric Quantity (Data) Word
13
CPU Instruction Word
13
Data Channel Command Word
15
Fundamental Components
15
A+B = C, Print C
18
Other Components, Instructions and
22
Commands
22
Cpu Internal Functions
24
Functional Components
24
Storage Register (SR)
24
Accumulator Register (AC)
24
Multiplier-Quotient Register (MQ)
24
Index Registers (XR)
24
Program Register (PR)
24
Address Switches (AS)
27
Tag Registers
33
Adders (AD)
33
Instruction Decoding and Processing
37
Operation Decoders
37
Control Circuits
37
Pulses
37
Basic Cycle
37
Ibm 7606 Multiplexor
39
Multiplexor Functional Units
39
Multiplexor Clock
39
Multiplexor Storage Bus
42
Multiplexor Storage Bus Or'ing
44
Multiplexor Address Switches
44
Data Flow and Control
44
CPU to Core Storage
44
Core Storage to CPU
44
Cpu Data Flow and Timing
46
I Cycle
46
Indirect Addressing
46
Instructions
48
Word Transmission Instructions
48
Fixed-Point Arithmetic Instructions
56
Floating-Point Arithmetic Instructions
69
Transfer Instructions
92
Trap Mode Instructions
98
Skip Instructions
100
Control Instructions
108
Sense Indicator Instructions
112
Index Transmission Instructions
120
AND and or Instructions
129
Convert Instructions
133
Floating-Point Trap
142
Ibm 7151 Console Control Unit
145
Operator's Panel
147
Indicators
147
Manual Controls
150
Manual Control Keys
152
Customer Engineer's Test Panel
159
Indicators
159
Switches
163
Marginal Check Panel
166
Reference Information
167
Condensed Logic
167
Adders
167
Address Register
167
Program Register
167
Sense Indicators
167
Sh Ift C Ounte R
169
Program Counter
169
Accumulator
169
Multiplier Quotient
169
Index Registers
171
Storage Register
171
Service Aids
171
One Card Programs
171
Voltage
175
Adjustment of C Pulse Set
175
Operator's Panel
177
Console Indicators
177
Indicator Lights
178
Unitized Assembly Lights & Keys
179
Switches and Keys
179
Plastic Rocker
179
Reset Motor
179
CE Panel
180
Indicator Lights
180
Switches and Receptacles
180
Marginal Check Panel
181
MC Switches
181
MC Meters
181
Tailgate
182
Signal Connectors
182
Power Connector S
182
5
Based on 1 rating
Ask a question
Give review
Questions and Answers:
Need help?
Do you have a question about the IBM 7090 and is the answer not in the manual?
Ask a question
IBM 7090 Specifications
General
Category
Mainframe Computer
Introduced
1959
Transistor-based
Yes
Word Length
36 bits
Add Time
4.8 microseconds
Memory
Core memory
Memory (words)
32, 768 words