EasyManuals Logo
Home>Intel>Adapter>E810 VDA4T Series

Intel E810 VDA4T Series User Manual

Intel E810 VDA4T Series
74 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #22 background imageLoading...
Page #22 background image
Intel
®
Ethernet Network Adapter E810-XXVDA4T
User Guide
22 646265-004
Note: If more than one TTY interface is needed (like both ts2phc and gpsmon) you can multiplex
the TTY using open source `ttybus` project* - “Use case 1” from their README.
https://github.com/danielinux/ttybus
4.8 Periodic Outputs from DPLL (SMA and U.FL Pins)
The E810-XXVDA4T supports two periodic output channels (SMA1 or U.FL1 and SMA2). Channels can be
enabled independently and output 1PPS generated by the embedded DPLL. 1PPS outputs are
synchronized to the reference input driving the DPLL1. Users can read the current reference signal
driving the 1PPS subsystem by running the following command:
# dmesg | grep <DPLL1> state changed" | grep locked | tail -1
[ 342.850270] ice 0000:01:00.0: DPLL1 state changed to: locked, pin GNSS-1PPS
The following configurations of 1PPS outputs are supported:
1. SMA1 as 1PPS output:
# echo 2 1 > /sys/class/net/$ETH/device/ptp/ptp*/pins/SMA1
2. U.FL1 as 1PPS output:
# echo 2 1 > /sys/class/net/$ETH/device/ptp/ptp*/pins/U.FL1
3. SMA2 as 1PPS output:
# echo 2 2 > /sys/class/net/$ETH/device/ptp/ptp*/pins/SMA2
Note: Configurations (1 and 3) or (2 and 3) can be enabled at the same time, but not (1, 2, and 3).
4.9 Reading Status of the DPLL
The E810-XXVDA4T driver exposes a simple debugfs interface that enables monitoring of the on-board
DPLL device state.
Note: The main purpose of this interface is for debug only. The debugfs interface is not available
when using Secure Boot option. All of the information is available using the pin_cfg or
dpll_<X>_ref_pin/dpll_<X>_state option as detailed in Section 4.11, “Advanced DPLL
Configuration.
# export ETH=enp1s0f0
# export PCI_SLOT=`grep PCI_SLOT_NAME /sys/class/net/$ETH/device/uevent | cut -c 15-`
#
# cat /sys/kernel/debug/ice/0000:82:00.0/cgu
Found ZL80032 CGU
DPLL Config ver: 1.3.0.1
CGU Input status:
| | priority | |
input (idx) | state | EEC (0) | PPS (1) | eSync fail |
----------------------------------------------------------------
CVL-SDP22 (0) | invalid | 8 | 8 | N/A |
CVL-SDP20 (1) | invalid | 15 | 3 | N/A |
C827_0-RCLKA (2) | invalid | 4 | 4 | N/A |
C827_0-RCLKB (3) | invalid | 5 | 5 | N/A |
SMA1 (4) | invalid | 1 | 1 | N/A |
SMA2/U.FL2 (5) | invalid | 2 | 2 | N/A |
GNSS-1PPS (6) | valid | 0 | 0 | N/A |
Did this document help answer your questions?

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel E810 VDA4T Series and is the answer not in the manual?

Intel E810 VDA4T Series Specifications

General IconGeneral
BrandIntel
ModelE810 VDA4T Series
CategoryAdapter
LanguageEnglish

Related product manuals