EasyManua.ls Logo

Intel E810 VDA4T Series - Page 25

Intel E810 VDA4T Series
74 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
646265-004 25
Intel
®
Ethernet Network Adapter E810-XXVDA4T
User Guide
| 4| 1| invalid| 1| 7000| 0| 1| 1|
| 5| 1| invalid| 1| 7000| 0| 2| 2|
| 6| 1| valid| 1| 0| 0| 0| 0|
out
| pin| enabled| dpll| freq| eSync|
| 0| 1| 1| 1| 0|
| 1| 1| 1| 1| 0|
| 2| 1| 0| 156250000| 0|
| 3| 1| 0| 156250000| 0|
| 4| 1| 1| 1| 0|
| 5| 1| 1| 1| 0|
In the “in” table. the pin numbers are referred from the DPLL Priority See Section 4.2, “DPLL Priority”.
In the “out” table pin 0 is SMA1 pin 1 is SMA2, all the other values do not modify.
Changing the DPLL priority list:
# echo "prio <prio_value> dpll <dpll_index> pin <pin_index>" > \ /sys/class/net/$ETH/
device/pin_cfg
where:
Note: A prio value 15 disables the input for synchronization.
Example:
Set priority 1 for pin 3 on DPLL 0:
# export ETH=enp1s0f0
# echo "prio 1 dpll 0 pin 3" > /sys/class/net/$ETH/device/pin_cfg
Changing input/output pin configuration:
# echo "<direction> pin <pin_index> <config>" > /sys/class/net/$ETH/device/pin_cfg
where:
Note: The eSync setting has meaning only with the 10 MHz frequency, you need to have eSync
to have the same setting in both ends of the SMA.
prio_value = Desired priority of configured pin [0-14]
dpll_index = Index of DPLL being configured [0:EEC (DPLL0), 1:PPS (DPLL1)]
pin_index = Index of pin being configured [0-9]
direction = pin direction being configured [“in”: input pin, “out”: output pin]
pin index = index of pin being configured [for in 0-6 (see DPLL priority section); for out 0:
SMA1 1: SMA2]
config = list of configuration parameters and values:
[ "freq <freq_value_in_Hz>",
"phase_delay <phase_delay_value_in_ns>" // NOT used for out,
"eSync <0:disabled, 1:enabled>"
"enable <0:disabled, 1:enabled>" ]
Did this document help answer your questions?

Table of Contents

Related product manuals