EasyManuals Logo

Intel S1200BTS User Manual

Intel S1200BTS
153 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #56 background imageLoading...
Page #56 background image
Platform Management Intel® Server Board S1200BT TPS
Revision 1.0
Intel order number G13326-003
44
Task
Capabilities & Features
2.0
and Thermal Policy
Limit power upon power excursion (OS operational)
Reduce power upon temperature excursion
Limit power even when OS is not operational (OS failure)
Avoid Triggering
HW Protection
Reduce power consumption to prevent tripping DC circuit breaker
Power supply optimization technologies (SmaRT & CLST) used to
limit power consumption to reduce demand on power supplies in
specific scenarios.
Interfaces
IPMI-based commands over SMBus (monitoring, control & alert)
PECI Proxy and Pass-Through (this feature is also available on the
ME Si-Enabling firmware)
Power telemetry from Integrated BMC or from PMBus-compliant
power supplies
Note:
EPSD systems have ME get power data directly from power
supplies
4.4.3 Role of Integrated BMC in NM
This section summarizes the Integrated BMC role in the NM feature implementation.
4.4.3.1 External Communications Link
The Integrated BMC provides the access point for remote commands from external
management software and generates alerts to that software.
The ME plays the role of an IPMI
satellite controller that communicates to the Integrated BMC over a secondary IPMB. There are
mechanisms to forward commands to ME and send response back to originator. Similarly
events generated by ME to the Integrated BMC (via IPMB) have to be sent by the Integrated
BMC to the external software over the LAN link. It is the responsibility of Integrated BMC to
implement these mechanisms for communication with Node Manager (NM).
4.4.3.1.1 Command Passing Via Integrated BMC
External software wishing to communicate with the NM will send ‗bridged‘ IPMI commands to
Integrated BMC. This will be in the form an IPMI packet encapsulated in another packet,
following standard IPMI bridging as described in the IPMI 2.0 Specification. Integrated BMC
forwards the encapsulated command it to NM engine on the ME and returns the response to
the sender.
Due to the fact that some of the NM commands have potential for performance limiting and
system shut-down, the Integrated BMC firmware enforce an administrator privilege for any
commands bridged to the ME.
4.4.3.1.2 Alerting
Alerts may be sent from the NM in the ME to the external software by one of two different
methods depending on the nature of the alert.

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel S1200BTS and is the answer not in the manual?

Intel S1200BTS Specifications

General IconGeneral
ChipsetIntel C204 Chipset
Form FactorMicroATX
Processor SocketLGA 1155
Number of Processors Supported1
Number of Memory Slots4
Processor SupportIntel Xeon E3-1200 series
Memory SupportDDR3 ECC UDIMM
Expansion Slots1 PCI-E x16 Gen3, 1 PCI-E x4 Gen2, 1 PCI-E x1 Gen2, 1 PCI 32bit/33MHz
Storage4 x SATA 3Gb/s, 2 x SATA 6Gb/s
Network InterfaceDual Gigabit Ethernet ports
Memory Speed1333 MHz
RAID SupportedRAID 0, 1, 5, 10
USB Ports4 rear

Related product manuals