EasyManua.ls Logo

Intel S3210SHLX - Entry Server Board Motherboard - Intel ICH9 R: I;O Controller Hub 9 R; Table 6. Segment E Configuration Ids; Table 7. Segment D Arbitration Connections

Intel S3210SHLX - Entry Server Board Motherboard
128 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Intel® Server Boards S3200SH/S3210SH TPS Functional Architecture
Revision 1.3
21
Table 6. Segment E Configuration IDs
IDSEL Value Device
18 PCI-X* Slot 1 (64bit/66-133MHz) (LX board SKU only)
17 PCI-X* Slot 2 (64bit/66-133MHz) (LX board SKU only)
3.2.2.1.2 Segment E Arbitration
PXH-V supports two PCI masters: two PCI-X* slots or one riser slot. All PCI masters must
arbitrate for PCI access using resources supplied by the PXH-V. The host bridge PCI interface
(PXH-V) arbitration lines REQx* and GNTx* are a special case in that they are internal to the
host bridge. The following table defines the arbitration connections.
Table 7. Segment D Arbitration Connections
Baseboard Signals Device
PCIX REQ_N1/GNT_N1 PCI-X Slot 1 (64bit/66-133MHz) (LX board SKU only)
PCIX REQ_N0/GNT_N0 PCI-X Slot 2(64bit/66-133MHz) ( LX board SKU only)
3.2.3 Intel
®
ICH9R: I/O Controller Hub 9R
3.2.3.1 Direct Media Interface (DMI)
DMI is the name given to the chip-to-chip connection between the Memory Controller Hub and
the ICH9. DMI is a x4 link that mostly adheres to the PCI Express* specification. Deviations of
the DMI from standard PCI Express* specifications are described in the ICH9 CSPEC.
3.2.3.2 Controller Link (M-Link)
Controller Link is the name given to the interconnect that connects the north bridge (MCH) to
the LAN Controller in the ICH9. The Management Engine (ME) resides in the MCH and
communicates with the ICH9 LAN Controller over this interface.
3.2.3.3 PCIe* Interfaces
The ICH9R provides six PCI Express* root ports (GEN1) which are compliant to PCI Express
Base Specification, Revision 1.1. The PCIe* root ports 1-4 can be statically configured as four x
1 ports, or ganged together to form two x 2 ports, one x 2 with two x1 ports, or one x4 port.
Ports 5 and 6 can only be used as two x1 ports or one x2. Lane reversal is supported for the x4
configuration. Each Root Port fully supports 2.5 Gb/s bandwidth in each direction.
The root ports 1-4 are combined to form a single x4 link connecting to a PCI Express* x8
connector. Port 5 and 6 are used to support the dual GBe LAN channels.
3.2.3.4 Serial ATA II Interface
The ICH9 has an integrated SATA II host controller that supports independent DMA operation
on the six Ports and supports data transfer rates of up to 300 MB/Sec. The SATA II controller

Table of Contents

Related product manuals