1
MDIO_CLK (Output)
MDIO_DATA (Output)
AM3359, AM3358, AM3357, AM3356, AM3354, AM3352
SPRS717H –OCTOBER 2011–REVISED MAY 2015
www.ti.com
Figure 7-107. PRU-ICSS MDIO_CLK Timing
Table 7-106. PRU-ICSS MDIO Switching Characteristics – MDIO_DATA
(see Figure 7-108)
NO. MIN TYP MAX UNIT
1 t
d(MDC-MDIO)
Delay time, MDC high to MDIO valid 10 390 ns
Figure 7-108. PRU-ICSS MDIO_DATA Timing – Output Mode
7.14.3.2 PRU-ICSS MII_RT Electrical Data and Timing
Table 7-107. PRU-ICSS MII_RT Timing Requirements – MII_RXCLK
(see Figure 7-109)
10 Mbps 100 Mbps
NO. UNIT
MIN TYP MAX MIN TYP MAX
1 t
c(RX_CLK)
Cycle time, RX_CLK 399.96 400.04 39.996 40.004 ns
2 t
w(RX_CLKH)
Pulse duration, RX_CLK high 140 260 14 26 ns
3 t
w(RX_CLKL)
Pulse duration, RX_CLK low 140 260 14 26 ns
4 t
t(RX_CLK)
Transition time, RX_CLK 3 3 ns
Figure 7-109. PRU-ICSS MII_RXCLK Timing
230 Peripheral Information and Timings Copyright © 2011–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352