3.4.5 JTAG
The GP EVM includes XDS110 class embedded JTAG emulation through the micro B connector J28. It also
has an optional TI20 pin (J25) connector to support external JTAG emulation. When an external emulator is
connected, internal emulation circuitry will be disabled.
The design includes the footprint for a MIPI60 (J33) connector with connections for JTAG and trace capabilities.
The trace pins are pinmuxed with GPMC signals which, by default, are connected to HSE connector on the
processor board. Resistor networks are used to steer these signals to either the HSE connector or to the MIPI60
connector. The MIPI60 is not installed as delivered.
Resistor options are provided to connect these signals to the HSE or Trace connector as mentioned in the Table
3-13.
The pinout of TI20 pin connector and MIPI60 pin connector are given in Table 3-13 and Table 3-15, respectively.
Table 3-13. Selection of HSE Connector and JTAG TRACE Functionality
Signals Selected Mount Un Mount
HSE Connector
(default)
RA1 RA2
RA3 RA4
RA5 RA6
R390 R391
R393 R392
JTAG Trace signals to J33
RA2 RA1
RA4 RA3
RA6 RA5
R391 R390
R392 R393
Table 3-14. TI20 Pin Connector (J25) Pin-Out
Pin No. Signal Pin No. Signal
1 JTAG_CTI_TMS 11 JTAG_CTI_TCK
2 JTAG_TRSTN 12 DGND
3 JTAG_CTI_TDI 13 JTAG_EMU0
4 JTAG_TDIS 14 JTAG_EMU1
5 VCC_3V3_SYS 15 JTAG_EMU_RSTN
6 NC 16 DGND
7 JTAG_TDO 17 NC
8 SEL_XDS110_INV 18 NC
9 JTAG_CTI_RTCK 19 NC
10 DGND 20 DGND
System Description www.ti.com
22 AM64x/AM243x GP EVM User's Guide SPRUIX0C – FEBRUARY 2021 – REVISED JUNE 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated
To Next Page
Loading...
Need help?
General
