EasyManuals Logo

Texas Instruments AM64 Series User Manual

Texas Instruments AM64 Series
62 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #34 background image
The third PHY (connected to stacked RJ45 connector J21A ) is interfaced to the PRG1_RGMII1 port of the
SoC. ICSSG ports support internal multiplexing of GPI, GPO, RGMII, MII etc. The objective of this PHY used to
connect to this port is that it should support both RGMII and MII modes (without the use of CRS and COL signals
as they are multiplexed with the CPSW_RGMII1 used for the first PHY). Hence the same DP83869 (48pin) PHY
is used for this port as well.
Figure 3-19. Ethernet Interface - ICSSG Domain
System Description
www.ti.com
34 AM64x/AM243x GP EVM User's Guide SPRUIX0C – FEBRUARY 2021 – REVISED JUNE 2021
Submit Document Feedback
Copyright © 2021 Texas Instruments Incorporated

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments AM64 Series and is the answer not in the manual?

Texas Instruments AM64 Series Specifications

General IconGeneral
Core CountUp to 4x Cortex-A53, Up to 2x Cortex-R5F, 1x Cortex-M4F
Package TypeFCBGA
Operating Temperature-40°C to 105°C (Industrial)
ArchitectureArm Cortex-A53, Arm Cortex-R5F, Arm Cortex-M4F
Memory SupportDDR4, DDR3L
I/O InterfacesUSB, PCIe, CAN, UART, SPI, I2C, McASP
SeriesAM64
CategoryProcessor
Security FeaturesSecure Boot, Cryptographic Acceleration
EthernetGigabit Ethernet with TSN support
Industrial ProtocolsEtherCAT, PROFINET
PeripheralsADC, Timers, PWM, Watchdog

Related product manuals