I1
15
13
17
16
12 14
2019
Q1 I2 I3
I4
I5 I6 I7 I8 I9Q2 Q3 Q4 Q5 Q6 Q7 Q8 Q9
18
CHx_CLK
CHx_START
CHx_ENABLE
CHx_DATA[n:0]
CHx_XDATA[n:0]
CHx_WAIT
Data2Data1 Data3 Data4
15
13
17
16
Data5 Data6
12
Data7 Data8 Data9
14
2019
CHx_CLK
CHx_START
CHx_ENABLE
CHx_DATA[n:0]
CHx_XDATA[n:0]
CHx_WAIT
232
TMS320C6748
SPRS590G –JUNE 2009–REVISED JANUARY 2017
www.ti.com
Submit Documentation Feedback
Product Folder Links: TMS320C6748
Peripheral Information and Electrical Specifications Copyright © 2009–2017, Texas Instruments Incorporated
Figure 6-73. uPP Single Data Rate (SDR) Transmit Timing
Figure 6-74. uPP Double Data Rate (DDR) Transmit Timing