Texas Instruments TMS320C6748 User Manual (English)

To Next Page

To Previous Page

253

TMS320C6748

www.ti.com

SPRS590G –JUNE 2009–REVISED JANUARY 2017

Submit Documentation Feedback

Product Folder Links: TMS320C6748

6.32.1 GPIO Register Description(s)

Table 6-133. GPIO Registers

BYTE ADDRESS ACRONYM REGISTER DESCRIPTION

0x01E2 6000 REV Peripheral Revision Register

0x01E2 6004 RESERVED Reserved

0x01E2 6008 BINTEN GPIO Interrupt Per-Bank Enable Register

GPIO Banks 0 and 1

0x01E2 6010 DIR01 GPIO Banks 0 and 1 Direction Register

0x01E2 6014 OUT_DATA01 GPIO Banks 0 and 1 Output Data Register

0x01E2 6018 SET_DATA01 GPIO Banks 0 and 1 Set Data Register

0x01E2 601C CLR_DATA01 GPIO Banks 0 and 1 Clear Data Register

0x01E2 6020 IN_DATA01 GPIO Banks 0 and 1 Input Data Register

0x01E2 6024 SET_RIS_TRIG01 GPIO Banks 0 and 1 Set Rising Edge Interrupt Register

0x01E2 6028 CLR_RIS_TRIG01 GPIO Banks 0 and 1 Clear Rising Edge Interrupt Register

0x01E2 602C SET_FAL_TRIG01 GPIO Banks 0 and 1 Set Falling Edge Interrupt Register

0x01E2 6030 CLR_FAL_TRIG01 GPIO Banks 0 and 1 Clear Falling Edge Interrupt Register

0x01E2 6034 INTSTAT01 GPIO Banks 0 and 1 Interrupt Status Register

GPIO Banks 2 and 3

0x01E2 6038 DIR23 GPIO Banks 2 and 3 Direction Register

0x01E2 603C OUT_DATA23 GPIO Banks 2 and 3 Output Data Register

0x01E2 6040 SET_DATA23 GPIO Banks 2 and 3 Set Data Register

0x01E2 6044 CLR_DATA23 GPIO Banks 2 and 3 Clear Data Register

0x01E2 6048 IN_DATA23 GPIO Banks 2 and 3 Input Data Register

0x01E2 604C SET_RIS_TRIG23 GPIO Banks 2 and 3 Set Rising Edge Interrupt Register

0x01E2 6050 CLR_RIS_TRIG23 GPIO Banks 2 and 3 Clear Rising Edge Interrupt Register

0x01E2 6054 SET_FAL_TRIG23 GPIO Banks 2 and 3 Set Falling Edge Interrupt Register

0x01E2 6058 CLR_FAL_TRIG23 GPIO Banks 2 and 3 Clear Falling Edge Interrupt Register

0x01E2 605C INTSTAT23 GPIO Banks 2 and 3 Interrupt Status Register

GPIO Banks 4 and 5

0x01E2 6060 DIR45 GPIO Banks 4 and 5 Direction Register

0x01E2 6064 OUT_DATA45 GPIO Banks 4 and 5 Output Data Register

0x01E2 6068 SET_DATA45 GPIO Banks 4 and 5 Set Data Register

0x01E2 606C CLR_DATA45 GPIO Banks 4 and 5 Clear Data Register

0x01E2 6070 IN_DATA45 GPIO Banks 4 and 5 Input Data Register

0x01E2 6074 SET_RIS_TRIG45 GPIO Banks 4 and 5 Set Rising Edge Interrupt Register

0x01E2 6078 CLR_RIS_TRIG45 GPIO Banks 4 and 5 Clear Rising Edge Interrupt Register

0x01E2 607C SET_FAL_TRIG45 GPIO Banks 4 and 5 Set Falling Edge Interrupt Register

0x01E2 6080 CLR_FAL_TRIG45 GPIO Banks 4 and 5 Clear Falling Edge Interrupt Register

0x01E2 6084 INTSTAT45 GPIO Banks 4 and 5 Interrupt Status Register

Brand	Texas Instruments
Model	TMS320C6748
Category	Control Unit
Language	English

Brand

Texas Instruments

Model

TMS320C6748

Texas Instruments TMS320C6748 User Manual

Table of Contents

Texas Instruments TMS320C6748 Specifications

Summary

Device Overview

Features

Description

Functional Block Diagram

Device Comparison

Device Characteristics

Memory Map Summary

Pin Assignments

Pin Multiplexing Control

Terminal Functions

Device Reset, NMI and JTAG Terminal Functions

External Memory Interface A (EMIFA) Terminal Functions

DDR2/mDDR Controller Terminal Functions

Serial Peripheral Interface Modules (SPI) Terminal Functions

Programmable Real-Time Unit (PRU) Terminal Functions

Boot

Universal Asynchronous Receiver/Transmitters (UART0, UART1, UART2) Terminal Functions

Inter-Integrated Circuit Modules(I2C0, I2C1) Terminal Functions

Multichannel Audio Serial Ports (McASP) Terminal Functions

Multichannel Buffered Serial Ports (McBSP) Terminal Functions

Universal Serial Bus Modules (USB0, USB1) Terminal Functions

Ethernet Media Access Controller (EMAC) Terminal Functions

Multimedia Card/Secure Digital (MMC/SD) Terminal Functions

Liquid Crystal Display Controller(LCD) Terminal Functions

Serial ATA Controller (SATA) Terminal Functions

Universal Host-Port Interface (UHPI) Terminal Functions

Universal Parallel Port (uPP) Terminal Functions

Video Port Interface (VPIF) Terminal Functions

Supply and Ground Terminal Functions

Device Configuration

Boot Modes

Pullup/Pulldown Resistors

Specifications

Absolute Maximum Ratings Over Operating Junction Temperature Range

Handling Ratings

Recommended Operating Conditions

Electrical Characteristics Over Recommended Ranges of Supply Voltage and Operating Junction Temperature

Power Supplies

Power-On Sequence

Reset

Power-On Reset (POR)

Reset Electrical Data Timings

Crystal Oscillator or External Clock Input

Clock PLLs

Enhanced Direct Memory Access Controller (EDMA3)

EDMA3 Peripheral Register Descriptions

Interrupts

DSP Interrupts

Power and Sleep Controller (PSC)

Memory Protection Units

MPU1 Configuration Registers

MPU2 Configuration Registers

MMC / SD / SDIO (MMCSD0, MMCSD1)

MMCSD Peripheral Register Description(s)

MMC/SD Electrical Data/Timing

Serial ATA Controller (SATA)

SATA Register Descriptions

Multichannel Audio Serial Port (McASP)

McASP Peripheral Registers Description(s)

McASP Electrical Data/Timing

Multichannel Buffered Serial Port (McBSP)

McBSP Peripheral Register Description(s)

McBSP Electrical Data/Timing

Serial Peripheral Interface Ports (SPI0, SPI1)

SPI Peripheral Registers Description(s)

SPI Electrical Data/Timing

Inter-Integrated Circuit Serial Ports (I2C)

I2C Peripheral Registers Description(s)

Universal Asynchronous Receiver/Transmitter (UART)

UART Peripheral Registers Description(s)

UART Electrical Data/Timing

Universal Serial Bus OTG Controller (USB0) [USB2.0 OTG]

Universal Serial Bus OTG (USB0) Registers

USB0 [USB2.0] Electrical Data/Timing

Universal Serial Bus Host Controller (USB1) [USB1.1 OHCI]

USB Host Controller Registers