Texas Instruments TMS320F28069 - 6.9.4.1 SPI Master Mode Electrical DataTiming

Copyright © 2010–2016, Texas Instruments IncorporatedDetailed Description
Submit Documentation Feedback
Product Folder Links: TMS320F28069 TMS320F28068 TMS320F28067 TMS320F28066 TMS320F28065
TMS320F28064 TMS320F28063 TMS320F28062
100
TMS320F28069 , TMS320F28068 , TMS320F28067 , TMS320F28066
TMS320F28065, TMS320F28064, TMS320F28063, TMS320F28062
SPRS698F –NOVEMBER 2010–REVISED MARCH 2016 www.ti.com
6.9.4.1 SPI Master Mode Electrical Data/Timing
Table 6-35 lists the master mode timing (clock phase = 0) and Table 6-36 lists the master mode timing (clock phase = 1). Figure 6-33 and
Figure 6-34 show the timing waveforms.
(1) The MASTER/SLAVE bit (SPICTL.2) is set and the CLOCK PHASE bit (SPICTL.3) is cleared.
(2) t
c(SPC)
= SPI clock cycle time = LSPCLK/4 or LSPCLK/(SPIBRR +1)
(3) t
c(LCO)
= LSPCLK cycle time
(4) Internal clock prescalers must be adjusted such that the SPI clock speed is limited to the following SPI clock rate:
Master mode transmit 20-MHz MAX, master mode receive 10-MHz MAX
Slave mode transmit 10-MHz MAX, slave mode receive 10-MHz MAX.
(5) The active edge of the SPICLK signal referenced is controlled by the clock polarity bit (SPICCR.6).
Table 6-35. SPI Master Mode External Timing (Clock Phase = 0)
(1)(2)(3)(4)(5)
NO.
SPI WHEN (SPIBRR + 1) IS EVEN
OR SPIBRR = 0 OR 2
SPI WHEN (SPIBRR + 1) IS ODD
AND SPIBRR > 3
UNIT
MIN MAX MIN MAX
1 t
c(SPC)M
Cycle time, SPICLK 4t
c(LCO)
128t
c(LCO)
5t
c(LCO)
127t
c(LCO)
ns
2
t
w(SPCH)M
Pulse duration, SPICLK high
(clock polarity = 0)
0.5t
c(SPC)M
– 10 0.5t
c(SPC)M
0.5t
c(SPC)M
– 0.5t
c(LCO)
– 10 0.5t
c(SPC)M
– 0.5t
c(LCO)
ns
t
w(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 1)
0.5t
c(SPC)M
– 10 0.5t
c(SPC)M
0.5t
c(SPC)M
– 0.5t
c(LCO)
– 10 0.5t
c(SPC)M
– 0.5t
c(LCO)
3
t
w(SPCL)M
Pulse duration, SPICLK low
(clock polarity = 0)
0.5t
c(SPC)M
– 10 0.5
tc(SPC)M
0.5t
c(SPC)M
+ 0.5t
c(LCO)
– 10 0.5t
c(SPC)M
+ 0.5t
c(LCO)
ns
t
w(SPCH)M
Pulse duration, SPICLK high
(clock polarity = 1)
0.5
tc(SPC)M
– 10 0.5t
c(SPC)M
0.5t
c(SPC)M
+ 0.5t
c(LCO)
– 10 0.5t
c(SPC)M
+ 0.5t
c(LCO)
4
t
d(SPCH-SIMO)M
Delay time, SPICLK high to SPISIMO
valid (clock polarity = 0)
10 10
ns
t
d(SPCL-SIMO)M
Delay time, SPICLK low to SPISIMO
valid (clock polarity = 1)
10 10
5
t
v(SPCL-SIMO)M
Valid time, SPISIMO data valid after
SPICLK low (clock polarity = 0)
0.5t
c(SPC)M
– 10 0.5t
c(SPC)M
+ 0.5t
c(LCO)
– 10
ns
t
v(SPCH-SIMO)M
Valid time, SPISIMO data valid after
SPICLK high (clock polarity = 1)
0.5t
c(SPC)M
– 10 0.5t
c(SPC)M
+ 0.5t
c(LCO)
– 10
8
t
su(SOMI-SPCL)M
Setup time, SPISOMI before SPICLK
low (clock polarity = 0)
26 26
ns
t
su(SOMI-SPCH)M
Setup time, SPISOMI before SPICLK
high (clock polarity = 1)
26 26
9
t
v(SPCL-SOMI)M
Valid time, SPISOMI data valid after
SPICLK low (clock polarity = 0)
0.25t
c(SPC)M
– 10 0.5t
c(SPC)M
– 0.5t
c(LCO)
– 10
ns
t
v(SPCH-SOMI)M
Valid time, SPISOMI data valid after
SPICLK high (clock polarity = 1)
0.25t
c(SPC)M
– 10 0.5t
c(SPC)M
– 0.5t
c(LCO)
– 10