EasyManua.ls Logo

Areva MiCOM C232 - Page 148

Areva MiCOM C232
198 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
7 Settings
(continued)
7-56
C232-302-401/402/403/404-603 / C232/EN M/A23
DEV01: Fct.assig.BiwSI open
210 039
Fig. 3-107
DEV02: Fct.assig.BiwSI open
210 089
DEV03: Fct.assig.BiwSI open
210 139
DEV04: Fct.assig.BiwSI open
210 189
DEV05: Fct.assig.BiwSI open
210 239
DEV06: Fct.assig.BiwSI open
211 039
DEV07: Fct.assig.BiwSI open
211 089
DEV08: Fct.assig.BiwSI open
211 139
DEV09: Fct.assig.BiwSI open
211 189
DEV10: Fct.assig.BiwSI open
211 239
This setting defines which output will issue the ‘Open’ enable to the
interlocking logic when there is ‘bay interlock with substation interlock’.
Note:
The interlock conditions for bay interlock with station interlock are included
in the bay type definitions (see List of Bay Types in the Appendix). If the
interlock condition is to be modified, this is possible by modifying the
corresponding Boolean equation in the interlocking logic or by defining a
new interlocking logic equation. Only in the last case is it necessary to
change the function assignment.
DEV01: Fct.assig.BIwSI clos
210 040
Fig. 3-107
DEV02: Fct.assig.BIwSI clos
210 090
DEV03: Fct.assig.BIwSI clos
210 140
DEV04: Fct.assig.BIwSI clos
210 190
DEV05: Fct.assig.BIwSI clos
210 240
DEV06: Fct.assig.BIwSI clos
211 040
DEV07: Fct.assig.BIwSI clos
211 090
DEV08: Fct.assig.BIwSI clos
211 140
DEV09: Fct.assig.BIwSI clos
211 190
DEV10: Fct.assig.BIwSI clos
211 240
This setting defines which output will issue the 'Close' enable to the
interlocking logic when there is 'bay interlock with substation interlock'.
Note:
The interlock conditions for bay interlock with station interlock are included
in the bay type definitions (see List of Bay Types in the Appendix). If the
interlock condition is to be modified, this is possible by modifying the
corresponding Boolean equation in the interlocking logic or by defining a
new interlocking logic equation. Only in the last case is it necessary to
change the function assignment.

Table of Contents