EasyManuals Logo

Intel Agilex User Guide

Intel Agilex
73 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #15 background imageLoading...
Page #15 background image
Figure 7. Data Input Registers in Fixed-Point Arithmetic 18 x 19 Mode
ay[18..0]
az[17..0]
ax[17..0]
by[18..0]
Top delay registers
bz[17..0]
bx[17..0]
Bottom delay registers
scanin[18..0]
scanout[18..0]
CLK
ENA[2..0]
CLR[0]
2. Intel Agilex Variable Precision DSP Blocks Architecture
UG-20213 | 2019.04.02
Send Feedback
Intel
®
Agilex
Variable Precision DSP Blocks User Guide
15

Table of Contents

Other manuals for Intel Agilex

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Agilex and is the answer not in the manual?

Intel Agilex Specifications

General IconGeneral
BrandIntel
ModelAgilex
CategoryMicrocontrollers
LanguageEnglish

Related product manuals