Intel Agilex User Guide

2. Intel Agilex Variable Precision DSP Blocks Architecture
The Intel Agilex variable precision DSP consists of the following blocks:
Table 5. Block Architecture
DSP Implementations Block Architecture
Fixed-Point Arithmetic • Input register bank
• First and second pipeline registers
• Pre-adder/subtract
• Internal coefficient
• Multipliers
• Adder and Subtractor
• Accumulator, chainout adder, and Preload Constant
• Systolic registers
• Double accumulation register
• Output register bank
Floating-Point Arithmetic • Input register bank
• First and second pipeline registers
• Multipliers
• Adder
• Accumulator
• Output register bank
• Exception Handling
UG-20213 | 2019.04.02
Send Feedback
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered

Intel Agilex Specifications

General

Brand	Intel
Model	Agilex
Category	Microcontrollers
Language	English