EasyManuals Logo

Intel Agilex User Guide

Intel Agilex
73 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #62 background imageLoading...
Page #62 background image
4. Intel Agilex Variable Precision DSP Blocks Design
Considerations
You should consider the following elements in your design:
Table 23. Design Considerations
DSP Functions Design Elements
Fixed-point arithmetic Operational modes
Input, pipeline, and output registers
Internal coefficient and pre-adder
Accumulator
Chainout adder
Input cascade
Floating-point arithmetic Input, pipeline, and output registers
Operational modes
Chainout adder
4.1. Fixed-Point Arithmetic
4.1.1. Configurations for Input, Pipeline, and Output Registers
The configurations for the input, pipeline, and output registers are restricted due to
the timing model in Intel Agilex devices. Therefore these registers only support certain
configurations.
Restrictions for Input Registers
The following are the clock enable restrictions for input registers:
When using 9 x 9 sum of 4 operational mode, the following input signal pairs must
use the same clock enable settings:
ax and bx
ay and by
cx and dx
cy and dy
If the input registers for SUB, NEGATE, ACCUMULATE, and LOADCONST signals are
enabled, these registers must use the same clock enable settings.
Disable the input registers for SUB, NEGATE, ACCUMULATE, and LOADCONST
signals if these signals are driven by a constant value.
Restrictions for Pipeline Registers
The following are the clock enable restrictions for pipeline registers:
UG-20213 | 2019.04.02
Send Feedback
Intel Corporation. All rights reserved. Agilex, Altera, Arria, Cyclone, Enpirion, Intel, the Intel logo, MAX, Nios,
Quartus and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or
other countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
ISO
9001:2015
Registered

Table of Contents

Other manuals for Intel Agilex

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel Agilex and is the answer not in the manual?

Intel Agilex Specifications

General IconGeneral
BrandIntel
ModelAgilex
CategoryMicrocontrollers
LanguageEnglish

Related product manuals