EasyManuals Logo
Home>Intel>Server Board>S5500BC

Intel S5500BC Product Specification

Intel S5500BC
119 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #48 background imageLoading...
Page #48 background image
Intel
®
Server Board S5500BC TPS Functional Architecture
Revision 1.0 Intel order number: E42249-003 37
BMC LAN Channel MAC address – Assign the NIC 1 MAC address +2
Intel
®
Remote Management Module 3 (Intel
®
RMM3) MAC address – Assign the NIC 1
MAC address +3
During the manufacturing process, each server board will have a white MAC address sticker
placed on the top of the NIC 1 port. The sticker displays the NIC 1 MAC address in both bar
code and alphanumeric formats, and displays the Intel
®
RMM3 MAC address in alphanumeric
format. The NIC2 will work as a management port on the board.
3.6 Integrated Baseboard Management Controller
The ServerEngines* LLC Pilot II Integrated BMC is provided by an embedded ARM9 controller
and associated peripheral functionality that is required for IPMI-based server management.
Firmware usage of these hardware features is platform-dependant. The Integrated BMC on the
Intel
®
Server Board S5500BC contains the following integrated functionality:
Server Class Super I/O functionality includes:
Keyboard Style/BT interface for BMC support
One Fully Functional Serial Ports, compatible with the 16C550
Serial IRQ Support
SMI/SCI/PME Support
ACPI Compliant
Up to 16 Shared GPIO ports
Programmable Wake-up Event Support
Plug and Play Register Set
Power Supply Control
Watchdog timer compliant with Microsoft SHDG*
LPC to SPI bridge for system BIOS support
Real Time Clock (RTC) module with the external RTC interface
Baseboard Management Controller
IPMI 2.0 Compliant
Integrated 250 MHz, 32-bit ARM9 processor
Six I2C SMBus Modules with Master-Slave support
Two independent 10/100 Ethernet Controllers with RMII support
LPC Master interface for non-volatile code storage
SPI Flash interface
Three UART for ICMB support
DDR2 16-bit up to 667 MHz memory interface
16 Mailbox Registers for communication between the host and the BMC
Watchdog timer
Three General Purpose Timers

Table of Contents

Other manuals for Intel S5500BC

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel S5500BC and is the answer not in the manual?

Intel S5500BC Specifications

General IconGeneral
BrandIntel
ModelS5500BC
CategoryServer Board
LanguageEnglish

Related product manuals