EasyManuals Logo

Intel S5500BC Product Specification

Intel S5500BC
119 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #44 background imageLoading...
Page #44 background image
Intel
®
Server Board S5500BC TPS Functional Architecture
Revision 1.0 Intel order number: E42249-003 33
AXXRAKSW5 accessory to enable RAID 5, see the documentation included with the accessory
kit.
3.4.4 Low Pin Count Interface (LPC)
The Intel
®
ICH10R implements an LPC Interface. The Low Pin Count (LPC) bridge function of
the Intel
®
ICH10R resides in PCI Device 31: Function 0. In addition to the LPC bridge interface
function, D31:F0 contains other functional units including DMA, interrupt controllers, timers,
power management, system management, GPIO, and RTC.
The LPC bus supports the Integrated BMC, which contains Server Class Super I/O functionality
in an integrated subsystem on the Intel
®
Server Board S5500BC.
3.4.5 Serial Bus (USB) Controller
The Intel
®
ICH10R contains up to two Enhance Host Controller Interface (EHCI) host controllers
that support USB high-speed signaling. High-speed USB2.0 allows data transfers up to
480 Mb/s, which is 40 times faster than full-speed USB. The Intel
®
ICH10R also contains up to
six Universal Host Controller Interface (UHCI) controllers that support USB full-speed and low-
speed signaling.
The Intel
®
ICH10R supports up to 12 USB 2.0 ports. All 12 ports are high-speed, full-speed, and
low-speed capable. Intel
®
ICH10R’s port-routing logic determines whether a USB port is
controller by one of the UHCI or EHCI controllers. Ten ports are used on the Intel
®
server board
S5500BC as outlined:
Four ports are connected to dual USB + RJ-45 stacked external connectors on the rear
panel.
Four ports are connected to internal headers.
Two ports are connected to the Integrated BMC for remote storage and remote KB/MS
function.
3.4.6 Serial Peripheral Interface (SPI)
The Intel
®
ICH10R implements an SPI Interface as an alternative interface for the BIOS flash
device. You can use an SPI flash device as a replacement for the FWH, which is required to
support Gigabit Ethernet. The Intel
®
ICH10R supports up to two SPI flash devices with speeds
up to 33 MHz using two chip select pins.
3.4.7 General Purpose Input/Output (GPIO)
Various general purpose inputs and outputs are provided for custom system design. The
number of inputs and outputs varies depending on Intel
®
ICH10R configuration.
3.4.8 Enhanced Power Management
The Intel
®
ICH10R supports the Advanced Configuration and Power Interface, Version 2.0
(ACPI) that provides power and thermal management. The Intel
®
ICH10R also supports the

Table of Contents

Other manuals for Intel S5500BC

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Intel S5500BC and is the answer not in the manual?

Intel S5500BC Specifications

General IconGeneral
BrandIntel
ModelS5500BC
CategoryServer Board
LanguageEnglish

Related product manuals