EasyManua.ls Logo

Intel SE7500CW2 - Glossary

Intel SE7500CW2
138 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Glossary SE7500CW2 Server Board Technical Product Specification
CXVIII
Revision 1.40
Glossary
Term Definition
ACPI Advanced Configuration and Power Interface
ANSI American National Standards Institute
AP Application Processor
ASIC Application Specific Integrated Circuit
ASR Asynchronous Reset
BGA Ball-grid Array
BIOS Basic input/output system
BIST Built-in self test
Bridge Circuitry connecting one computer bus to another, allowing an agent on one to access the other.
BSP Bootstrap Processor
Byte 8-bit quantity.
CIOB PCI 64-bit hub
CMOS In terms of this specification, this describes the PC-AT compatible region of battery-backed 128
bytes of memory, which normally resides on the server board.
CSB5 Legacy I/O controller hub
DCD Data Carrier Detect
DMA Direct Memory Access
DMTF Distributed Management Task Force
ECC Error Correcting Code
EMC Electromagnetic Compatibility
EMP Emergency management port.
EPS External Product Specification
ESCD Extended System Configuration Data
FDC Floppy Disk Controller
FIFO First-In, First-Out
FRB Fault resilient booting
FRU Field replaceable unit
GB 1024 MB.
GPIO General purpose I/O
GUID Globally Unique ID
Hz Hertz (1 cycle/second)
HDG Hardware Design Guide
I
2
C
Inter-integrated circuit bus
IA Intel
®
architecture
ICMB Intelligent Chassis Management Bus
IERR Internal error
IMB Inter Module Bus
IP Internet Protocol

Table of Contents

Related product manuals