Lattice Semiconductor ECP5 - Page 58

58
ECP5 and ECP5-5G High-Speed I/O Interface
Figure 50. DDR Modules Paced Using Clarity Design Planner
DDRDLL
PLL
ECLK tree
CLKDIV
DQS Group
IO Logic