Lattice Semiconductor MachXO2 User Manual

MachXO2 and MachXO3 Starter Kit Evaluation Board User Guide
Evaluation Board User Guide
© 2014-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
FPGA-EB-02036-1.4 21
Table 7.5. Expansion Header Pin Information (J8)
Header Pin Number
-4000 Function
-6900C Function
MachXO2/MachXO3 Ball
1
VCCIO5
VCCIO5
E4
2
VCCIO3
VCCIO3
M4
3
PL8D
PL9D
H6
4
PL20B
PL25B
N3
5
PL20A
PL25A
M2
6
PL17B/PCLKC3_0
PL22B/PCLKC3_0
M1
7
PL17A/PCLKT3_0
PL22A/PCLKT3_0
L2
8
PL16A
PL19A
L1
9
PL16B
PL19B
L3
10
PL16D
PL19D
L5
11
GND
GND
—
12
GND
GND
—
13
PL16C
PL19C
K4
14
PL10C/PCLKT4_0
PL12A/PCLKT4_0
J1
15
PL13B
PL15B
K1
16
PL13A
PL15A
J2
17
PL10D/PCLKC4_0
PL12B/PCLKC4_0
J3
18
PL10A
PL11A
H3
19
PL9B
PL10B
H2
20
PL10B
PL11B
H1
21
GND
GND
—
22
GND
GND
—
23
PL8A
PL9A
G2
24
PL9A
PL10A
G1
25
PL6B/PCLKC5_0
PL6B/PCLKC5_0
F2
26
PL7B
PL8B
F1
27
PL4A/L_GPLLT_IN
PL4A/L_GPLLT_IN
E2
28
PL6A/PCLKT5_0
PL6A/PCLKT5_0
E1
29
PL4D
PL4D
D2
30
PL3B/L_GPLLC_FB
PL3B/L_GPLLC_FB
D1
31
GND
GND
—
32
PL2D
PL2D
C2
33
PL4C
PL4C
C1
34
PL8B
PL9B
G3
35
PL2C
PL2C
B1
36
PL3A/L_GPLLT_FB
PL3A/L_GPLLT_FB
D3
37
PL4B/L_GPLLC_IN
PL4B/L_GPLLC_IN
E3
38
PL7A
PL8A
F3
39
PL8C
PL9C
F5
40
VCCIO4
VCCIO4
H7,J7

Lattice Semiconductor MachXO2 Specifications

General

Brand	Lattice Semiconductor
Model	MachXO2
Category	Controller
Language	English