Lattice Semiconductor MachXO2 User Manual

MachXO2 and MachXO3 Starter Kit Evaluation Board User Guide
Evaluation Board User Guide
© 2014-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
22 FPGA-EB-02036-1.4
J3 J4
Top Side
J3 J4
1 2 1 2
VCCIO0 VCCIO0 VCCIO1 VCCIO1
A13 C13 K12 K13
F8 B12 M14 N14
C12 E11 L14 N16
E10 D10 M15 M16
GND GND GND GND
F9 C10 L15 L16
E8 E9 K14 K16
E7 D8 K15 J14
D7 C7 H14 J15
GND GND GND GND
C5 D6 J16 H15
E6 C4 H16 G15
A10 F7 G16 F15
D9 B9 F16 E15
GND GND GND GND
B6 B7 E16 E14
B5 A5 D16 C15
B4 A4 D14 F14
GND A3 G14 B16
39 40 39 40
Figure 7.1. J3/J4 Header Landing Callout
J6 J8
Top Side
J6 J8
1 2 1 2
VCCIO2 VCCIO2 VCCIO5 VCCIO3
T12 T14 H6 N3
R11 R13 M2 M1
T11 M11 L2 L1
P11 N10 L3 L5
GND GND GND GND
T10 P10 K4 J1
R9 R10 K1 J2
T9 N9 J3 H3
P9 M8 H2 H1
GND GND GND GND
T8 L8 G2 G1
P8 M6 F2 F1
R7 R8 E2 E1
P7 T7 D2 D1
GND GND GND C2
L7 R6 C1 G3
N6 T5 B1 D3
R4 P4 E3 F3
T3 T4 F5 VCCIO4
39 40 39 40
Figure 7.2. J6/J8 Header Landing Callout

Lattice Semiconductor MachXO2 Specifications

General

Brand	Lattice Semiconductor
Model	MachXO2
Category	Controller
Language	English