MachXO2 and MachXO3 Starter Kit Evaluation Board User Guide
Evaluation Board User Guide
© 2014-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
34 FPGA-EB-02036-1.4
Figure A.6. Bank 2 I/O
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SPI FLASH
NOTE : MAKE PWR TRACES
CAPABLE OF 1A
NOTE : PLACE SPI FLASH IN THE BOTTOM SIDE
NOTE : PLACE ALL THE LVDS DIFF TERMINATION
RESISTORS IN TOP AND CLOSE TO U5
NOTE : PLACE J7 NEAR J1
NOTE : ROUTE J6 TRACES AS 100OHMS, LENGTH MATCHED
DIFFERENTIAL PAIRS
NOTE : PLACE R84,R81,R83,R85 CLOSE TO U5
NOTE : PLACE TEST POINTS NEAR PIN 1 OF J7 AND THE SAME LINE
IO_P4
IO_T4
CSSPIN
IO_T3
IO_R4
IO_T5
IO_R6
IO_N6
IO_L7
SPISO
IO_R7
IO_P7
IO_M6
IO_L8
IO_T7
IO_R8
IO_P8
IO_T8
IO_M8
IO_N9
IO_T9
IO_P9
IO_R9
IO_T10
IO_N10
IO_M11
IO_P10
IO_R10
IO_T11
IO_P11
IO_R13
IO_T14
IO_R11
IO_T12
SISPI
CSSPIN
MCLKSPISO
SISPI
MCLK
SN
SN
MCLK
SPISOSISPI
IO_M11
IO_N10
IO_T3
IO_R4
IO_P10
IO_R10
IO_T5
IO_R6
IO_N9
IO_M8
IO_N6
IO_L7
IO_L8
IO_M6
IO_R8
IO_T7
IO_M6
IO_L8
IO_R7
IO_P7
IO_R6
IO_T5
IO_T7
IO_R8
IO_P4
IO_T4 IO_P8
IO_T8
IO_T12
IO_R11
IO_T11
IO_P11
IO_T10
IO_R9
IO_T9
IO_P9
IO_T8
IO_P8
IO_R7
IO_P7
IO_L7
IO_N6
IO_R4
IO_T3
IO_M8
IO_N9
IO_T9
IO_P9
IO_R9
IO_T10
IO_N10
IO_M11
IO_P10
IO_R10
IO_T11
IO_P11
IO_R13
IO_T14
IO_R11
IO_T12
IO_T14
IO_R13
IO_P4
IO_T4
SDA
SCL
FTDI_SDA
FTDI_SCL
+ 3.3V
VCCIO2 VCCIO2
VCCIO2 VCCIO2
VCCIO2
SCLSheet[4]
SDASheet[4]
Sheet[2] FTDI_SCL
Sheet[2] FTDI_SDA
Sheet[2] USB_I2C_EN
R670
BANK2
1K-2K/4K/7K || 2nd_Fn.
LCMXO3L-6900C-5BG256C
U5C
M7
N7
M6
L8
T7
PB8C/PB9C/PB10A
PB8D/PB9D/PB10B
PB8A/PB9A/PB12A || MCLK/CCLK
PB8B/PB9B/PB12B || SO/SPISO
PB9A/PB10A/PB13A
PB9B/PB10B/PB13B
PB9C/PB10C/PB13C
PB9D/PB10D/PB13D
PB11C/PB12A/PB15A
PB11D/PB12B/PB15B
PB11A/PB13A/PB16A || PCLKT2_0
PB11B/PB13B/PB16B || PCLKC2_0
R8
PB12A/PB15A/PB18A
P8
PB12B/PB15B/PB18B
T8
PB12C/PB15C/PB18C
N8
PB12D/PB15D/PB18D
L9
PB16C/PB18A/PB21A
M8
PB16D/PB18B/PB21B
N9
T9
PB16A/PB20A/PB23A || PCLKT2_1
PB16B/PB20B/PB23B || PCLKC2_1
P9
PB18A/PB21A/PB26A
R9
PB18B/PB21B/PB26B
T10
PB18C/PB21C/PB26C
M9
PB18D/PB21D/PB26D
L10
PB19C/PB23C/PB28A
N10
PB19D/PB23D/PB28B
M11
PB19A/PB23A/PB29A
P10
PB19B/PB23B/PB29B
R10
PB21A/PB24A/PB31A
T11
PB21B/PB24B/PB31B
P11
PB21C/PB24C/PB31C
M10
PB21D/PB24D/PB31D
N11
PB22C/PB26A/PB34A
R13
PB22D/PB26B/PB34B
T14
PB22A/PB27A/PB35A
R11
PB22B/PB27B/PB35B
T12
PB24A/PB29A/PB37A
P12
PB24B/PB29B/PB37B
T13
R12
PB25A/PB30A/PB38A || SN
PB25B/PB30B/PB38B || SI/SISPI
P13
PB25C/PB30C/PB38C
T15
PB25D/PB30D/PB38D
R14
PB3A/PB3A/PB4A
P4
PB3B/PB3B/PB4B
T4
PB3C/PB3C/PB4C
T2
PB3D/PB3D/PB4D
R3
R5
PB5A/PB4A/PB6A || CSSPIN
PB5B/PB4B/PB6B
P5
PB6C/PB6A/PB7A
T3
PB6D/PB6B/PB7B
R4
PB6A/PB7A/PB9A
T5
PB6B/PB7B/PB9B
R6
N6
L7
P6
T6
R7
P7
VCCIO2/VCCIO2/VCCIO2
K8
VCCIO2/VCCIO2/VCCIO2
K9
VCCIO2/VCCIO2/VCCIO2
N12
VCCIO2/VCCIO2/VCCIO2
N5
R80
10K
R810
R53 DNI
100
R61 DNI
100
R65
10K
R56 DNI
100
TP14
1
0 DNI
R91
TP15
1
U6
S25FL204K0TMFI041
CS
1
SDI
5
SCK
6
WP
3
HOLD
7
VCC
8
GND
4
SDO
2
C39
0.1uF
R840
R63
1K
R57 DNI
100
R48 DNI
100
C35
0.01uF
0 DNI
R92
J7
CON6
DNI
1
2
3
4
5
6
C37
0.1uF
R66
10K
C38
0.1uF
R58 DNI
100
R50 DNI
100
R850
C36
0.1uF
J6
Header 2x20
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
1
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
R51 DNI
100
TP13
1
R54 DNI
100
C40
0.1uF
R47 DNI
100
R59 DNI
100
TP12
1
R64
10K
R830
R49 DNI
100
R52 DNI
100
R55 DNI
100
R60 DNI
100
C41
100nF
10V
R46 DNI
100
6
Date:
Size
Schematic Rev
of
Sheet
Title
Lattice Semiconductor Applications
Email: techsupport@Latticesemi.com
Phone (503) 268-8001 -or- (800) LATTICE
Board Rev
12-SEP-2014
B
1.0
8
BANK2 I/O
Project
MACHXO3 Starter Kit - LCMXO3L-6900C
A
To Next Page
Loading...
Need help?
General
