EasyManua.ls Logo

ST STM32U5

ST STM32U5
47 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Figure 8. Power supply scheme for STM32U535/545/575/585xx (without SMPS)
DT64358V1
V
DDIO2
V
DD
Level shifter
I/O
logic
Kernel logic
(CPU, digital
and
memories)
Backup circuitry
(LSE, RTC, TAMP
backup registers,
backup SRAM)
IN
OUT
LDO
regulator
GPIOs
1.65 – 3.6 V
IN
OUT
GPIOs
n x 100 nF
+ 1 x 10 µF
m x 100 nF
Level shifter
I/O
logic
+ 4.7 µF
m x VDDIO2
m x VSS
n x VSS
n x VDD
VBAT
V
CORE
Power switch
V
DDIO2
V
DDIO1
ADCs/
DACs/
OPAMPs/
COMPs/
VREFBUF
VREF+
VREF-
V
DDA
100 nF
+1 µF
VDDA
VSSA
V
REF
100 nF
+ 1 µF
V
CORE
4.7 µF
VCAP
VDDUSB
3.3 V
100 nF
Caution: If there are two VCAP pins (UFBGA169 package), each pin must be connected to a 2.2 µF (typical) capacitor
(for a total around 4.4 µF).
AN5373
Power supply schemes
AN5373 - Rev 6
page 15/47

Table of Contents

Other manuals for ST STM32U5

Related product manuals