Texas Instruments TMS320C6748 - Page 177

Copyright © 2009–2017, Texas Instruments Incorporated Peripheral Information and Electrical Specifications
Submit Documentation Feedback
Product Folder Links: TMS320C6748
177
TMS320C6748
www.ti.com SPRS590G –JUNE 2009–REVISED JANUARY 2017
Table 6-83. Additional
(1)
SPI1 Slave Timings, 5-Pin Option
(2)(3)
(continued)
NO. PARAMETER
1.3V, 1.2V 1.1V 1.0V
UNIT
MIN MAX MIN MAX MIN MAX
(4) SPI1_ENA is driven low after the transmission completes if the SPIINT0.ENABLE_HIGHZ bit is programmed to 0. Otherwise it is tri-stated. If tri-stated, an external pullup resistor should
be used to provide a valid level to the master. This option is useful when tying several SPI slave devices to a single master.
30 t
dis(SPC_ENA)S
Delay from final clock receive edge
on SPI1_CLK to slave 3-stating or
driving high SPI1_ENA.
(4)
Polarity = 0, Phase = 0,
from SPI1_CLK falling
2.5P+15 2.5P+17 2.5P+19
ns
Polarity = 0, Phase = 1,
from SPI1_CLK rising
2.5P+15 2.5P+17 2.5P+19
Polarity = 1, Phase = 0,
from SPI1_CLK rising
2.5P+15 2.5P+17 2.5P+19
Polarity = 1, Phase = 1,
from SPI1_CLK falling
2.5P+15 2.5P+17 2.5P+19