KC705 Evaluation Board 8
UG810 (v1.8) March 20, 2018 www.xilinx.com
Chapter 1: KC705 Evaluation Board Features
°
User pushbuttons (five directional)
°
CPU reset pushbutton
°
User DIP switch (4-pole GPIO)
°
User edge drive rotary encoder switch
°
User SMA GPIO connectors (one pair)
°
LCD character display (16 characters x 2 lines)
•Switches
°
Power on/off slide switch
°
FPGA_PROG_B pushbutton switch
• VITA 57.1 FMC HPC Connector
• VITA 57.1 FMC LPC Connector
• Power management
°
PMBus voltage and current monitoring via TI power controller
• XADC header
• Configuration options
°
Linear BPI flash memory
°
Quad SPI flash memory
°
USB JTAG configuration port
°
Platform cable header JTAG configuration port
The KC705 board block diagram is shown in Figure 1-1. The KC705 board schematics are
available for download from the Kintex-7 FPGA KC705 Evaluation Kit website.
CAUTION! The KC705 board can be damaged by electrostatic discharge (ESD). Follow standard ESD
prevention measures when handling the board.
To Next Page
Loading...
Need help?
General
