Bridgetek FT801 - Page 35

FT800 Series Programmer Guide
Version 2.1
Document Reference No.: BRT_000030 Clearance No.: BRT#037
35
Product Page
Document Feedback Copyright © Bridgetek Limited
Register Definition 5 REG_DITHER Definition
R/W
31 1 0
Address: 0x10245C Reset Value: 0x1B6
Bit 0 : Set to 1 to enable dithering feature of output RGB signals. Set to 0 to
disable dithering feature. Reading 1 from this bit means dithering feature is
enabled. Reading 0 from this bit means dithering feature is disabled.
Reserved
Note: Please refer to REG_SWIZZLE and RGB pins mapping table for
details
REG_DITHER Definition
Register Definition 6 REG_OUTBITS Definition
31 9 8 0
Address: 0x102458 Reset Value: 0x1B6
Note: NONE
R/W
Reserved
Bit 0 - 8: These 9 bits are split into 3 groups for Red, Green and Blue color output
signals:
Bit 0 - 2: Blue color signal lines number. Reset value is 6.
Bit 3 - 5: Green Color signal lines number. Reset value is 6.
Bit 6 - 8: Red Color signal lines number. Reset value is 6.
Host can write these bits to control the numbers of output signals for each color.
REG_OUTBITS Definition