EasyManua.ls Logo

Infineon TRAVEO T2G family CYT4D Series - Default Chapter; Table of Contents

Infineon TRAVEO T2G family CYT4D Series
80 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Application Note 2 of 80 002-26071 Rev. *B
2021-09-07
Clock configuration setup in TRAVEO™ T2G family CYT4D series MCUs
Table of contents
4.1.2 Use case ............................................................................................................................................ 27
4.1.3 Configuration ................................................................................................................................... 27
4.1.4 Sample code for the initial configuration of FLL settings ............................................................... 28
4.2 Setting PLL ............................................................................................................................................. 31
4.2.1 Use case ............................................................................................................................................ 33
4.2.2 Configuration ................................................................................................................................... 33
4.2.3 Sample code for the initial PLL configuration ................................................................................ 39
5 Configuring the internal clock ..................................................................................................48
5.1 Configuring CLK_PATHx ........................................................................................................................ 48
5.2 Configuring CLK_HFx ............................................................................................................................ 50
5.3 Configuring the CLK_LF ......................................................................................................................... 51
5.4 Configuring CLK_FAST_0/CLK_FAST_1 ................................................................................................ 51
5.5 Configuring CLK_MEM ........................................................................................................................... 51
5.6 Configuring CLK_PERI ........................................................................................................................... 51
5.7 Configuring CLK_SLOW ......................................................................................................................... 52
5.8 Configuring CLK_GR .............................................................................................................................. 52
5.9 Configuring PCLK .................................................................................................................................. 53
5.9.1 Example of PCLK setting .................................................................................................................. 54
5.9.1.1 Use case ....................................................................................................................................... 54
5.9.1.2 Configuration .............................................................................................................................. 54
5.9.2 Sample code for the initial configuration of PCLK settings (example of the TCPWM timer)......... 55
5.10 Setting ECO_Prescaler .......................................................................................................................... 57
5.10.1 Use case ............................................................................................................................................ 58
5.10.2 Configuration ................................................................................................................................... 58
5.10.3 Sample code for the initial configuration of ECO prescaler settings ............................................. 59
5.11 Configuring the LPECO_Prescaler ........................................................................................................ 61
5.11.1 Use case ............................................................................................................................................ 61
5.11.2 Configuration ................................................................................................................................... 62
5.11.3 Sample code for the initial configuration of LPECO prescaler settings ......................................... 62
6 Supplementary information .....................................................................................................65
6.1 Input clocks in peripheral functions ..................................................................................................... 65
6.2 Use case of the clock calibration counter function .............................................................................. 66
6.2.1.1 Use case ....................................................................................................................................... 67
6.2.1.2 Configuration .............................................................................................................................. 67
6.2.1.3 Sample code for the initial configuration of the clock calibration counter with ILO0 and ECO
settings ........................................................................................................................................ 68
6.2.2 ILO0 calibration using the clock calibration counter function ....................................................... 70
6.2.2.1 Configuration .............................................................................................................................. 71
6.2.2.2 Sample code for the initial configuration of ILO0 calibration using clock calibration counter
settings ........................................................................................................................................ 71
6.3 CSV diagram and relationship of the monitored clock and reference clocks ..................................... 73
7 Glossary .................................................................................................................................75
References ......................................................................................................................................77
Other references ..............................................................................................................................78
Revision history ...............................................................................................................................79