EasyManua.ls Logo

Infineon TRAVEO T2G family CYT4D Series - 5 Configuring the internal clock; 5.1 Configuring CLK_PATHx

Infineon TRAVEO T2G family CYT4D Series
80 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Application Note 48 of 80 002-26071 Rev. *B
2021-09-07
Clock configuration setup in TRAVEO™ T2G family CYT4D series MCUs
Configuring the internal clock
5 Configuring the internal clock
This section describes how to configure the internal clocks as part of the clock system.
5.1 Configuring CLK_PATHx
The CLK_PATHx is used as the input source for the root clock, CLK_HFx. The CLK_PATHx can select all clock
resources including the FLL and PLL using DSI_MUX and PATH_MUX. The CLK_PATH9 cannot select the FLL and
PLL, but other clock resources can be selected.
Table 13 shows the relationship between the FLL/PLLs and CLK_PATHx.
Table 13 Relationship between the FLL/PLLs and PATHx
Figure 14 shows a generation diagram for CLK_PATH.
ECO
LPECO
DSI_MUX
PATH_MUX
ILO0
ILO1
WCO
FLL
BYPASS_SEL
CLK_PATH0
EXT_CLK
BYPASS_SEL
CLK_PATH9
CLK_PATH1/2/3/4/5
CLK_PATH6/7/8
IMO
ECO
LPECO
DSI_MUX
PATH_MUX
ILO0
ILO1
WCO
BYPASS_SEL
EXT_CLK
IMO
PLL#0/#1/
#2/#3/#4
ECO
LPECO
DSI_MUX
PATH_MUX
ILO0
ILO1
WCO
EXT_CLK
IMO
ECO
LPECO
DSI_MUX
PATH_MUX
ILO0
ILO1
WCO
EXT_CLK
IMO
PLL#5/
#6/#7/
Figure 14 Generation diagram for the CLK_PATH
To configure the CLK_PATHx, you must configure the DSI_MUX and PATH_MUX. The BYPASS_MUX is also
required for the CLK_PATHx. Table 14 shows the registers required for configuring the CLK_PATHx. See the
architecture TRM for details.
FLL/PLLs
CLK_PATHx
FLL
CLK_PATH0
PLL#0
CLK_PATH1
PLL#1
CLK_PATH2
PLL#2
CLK_PATH3
PLL#3
CLK_PATH4
PLL#4
CLK_PATH5
PLL#5
CLK_PATH6
PLL#6
CLK_PATH7
PLL#7
CLK_PATH8
Directly (FLL and PLL cannot
be selected)
CLK_PATH9