EasyManua.ls Logo

Intel altera Cyclone V SoC - Page 16

Intel altera Cyclone V SoC
58 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Table 3. SW2 DIP Switch Settings
Switch Board Label Function Default Position
1 CLK125A Switch 1 has the following options:
ON (0)—Onboard oscillator is disabled.
OFF (1)—Onboard oscillator is enabled.
OFF
2 Si570 Switch 2 has the following options:
ON (0)—Onboard programmable oscillator is
enabled.
OFF (1)—Onboard programmable oscillator is
disabled.
ON
3 FACT LOAD Switch 4 has the following options:
ON (0)—Load the factory design starting at
0x20000 at power up.
OFF (1)—Parallel flash loader (PFL) disabled.
OFF
4 Security Switch 4 has the following options:
ON (0)—Onboard Intel FPGA Download Cable II
sends FACTORY command at power up.
OFF (1)—Onboard Intel FPGA Download Cable II
does not send FACTORY command at power up.
OFF
2. Set the DIP switch bank (SW3) to match the SW3 DIP Switch Settings table.
In the following table, up and down indicates the position of the switch with the
board orientation as shown in the Switch Locations and Default Settings for Power
Solution 2 figure.
Important: The default MSEL pin settings are set to all zeroes (ON) to select the
fast passive parallel x16 mode. For power-up configuration from MAX V
and CFI flash, ensure that the MAX V design uses this same mode as
does in the design in the cycloneVSX_5csxfc6df31_soc
\examples\max5 directory.
Table 4. SW3 DIP Switch Settings
Switch Board Label Function Default Position
1 MSEL0 Switch 1 has the following options:
ON (up)—MSEL0 is 0.
OFF (down)—MSEL0 is 1.
ON
2 MSEL1 Switch 2 has the following options:
ON (up)—MSEL1 is 0.
OFF (down)—MSEL1 is 1.
ON
3 MSEL2 Switch 3 has the following options:
ON (up)—MSEL2 is 0.
OFF (down)—MSEL2 is 1.
ON
4 MSEL3 Switch 4 has the following options:
ON (up)—MSEL3 is 0.
OFF (down)—MSEL3 is 1.
ON
5 MSEL4 Switch 5 has the following options:
ON (up)—MSEL4 is 0.
OFF (down)—MSEL4 is 1.
ON
3. Set the DIP switch bank (SW4) to match the SW4 JTAG DIP Switch Settings table.
3. Development Kit Setup
830285 | 2024.10.07
Cyclone
®
V SoC Development Kit User Guide
Send Feedback
16

Table of Contents

Related product manuals