Lattice Semiconductor ECP5 - Page 52

52
ECP5 and ECP5-5G High-Speed I/O Interface
Figure 46. DDR_MEM Option Selected in the Catalog Tab of Clarity Designer
Figure 47 shows the Configuration Tab for the DDR_MEM interface.