EasyManua.ls Logo

Neoway N723-EA - Module Pins; Pin Layout; Figure 4-1 N723-EA Pin Definition (Top View)

Neoway N723-EA
75 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
N723-EA Hardware User Guide
Chapter 4 Module Pins
Copyright © Neoway Technology Co., Ltd. All rights reserved.
16
4 Module Pins
There are 100 pins on N723-EA and their pads are introduced in LGA package.
4.1 Pin Layout
Figure 4-1 shows the pad layout of N723-EA.
Figure 4-1 N723-EA pin definition (top view)
49
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
27
28
29
30
31
32
33
34
35
36
37
38
39
40
42
43
44
45
46
47
48
100
99
97 98
41
VBAT
VBAT
VBAT
GND
USB_ID
CP_UART_RXD
CP_UART_TXD
USB_BOOT
VDD_1P8
USB_VBUS
USB_DP
USB_DM
USIM_DET
USIM_RESET
USIM_CLK
USIM_DATA
USIM_VCC
PWRKEY
PWRKEY_N
RESERVED
GND
GND
GND
GND
SDC
_PWR
_EN
SDC
_DATA
2
SDC
_DATA
3
SDC
_CMD
SDC
_CLK
SDC
_DATA
0
SDC
_DATA
1
I2S_SCLK
I2S_TX
I2S_RX
I2S_WS
RING
GND
RMII
_TX_D1
RMII
_TX_D0
GND
RMII
_RX_D1
RMII
_RX_D0
GND
RMII
_CLK
MDIO
_CLK
MDIO
_DATA
RMII
_RX_DV
RMII
_TX_EN
1
I2S/I2C/SPI
Control part
RMII//WLAN
GND POWER
26
GND
RESERVED
GPIO
_13
GPIO
_04
UART
2_RXD
UART
2_TXD
GPIO
_05
GPIO
_12
DEBUG
_UART
1_RXD
DEBUG
_UART
1_TXD
I2S_MCLK
WLAN
_PWR
_EN
WLAN
_EN
WLAN
_SLEEP
_CLK
WAKE
_ON_WIRELESS
WLAN
_SDIO
_DATA
3
WLAN
_SDIO
_DATA
2
WLAN
_SDIO
_DATA
1
WLAN
_SDIO
_DATA
0
WLAN
_SDIO
_CLK
WLAN
_SDIO
_CMD
RESERVED
CP_UART
_RTS
CP_UART
_CTS
RESERVED
74
GND
ANT_MAIN
GND
RMII_RST_N
SLEEP
RESERVED
I2C_SDA
I2C_SCL
NET_LIGHT
SPI_CLK
SPI_MISO
SPI_MOSI
SPI_CS_N
RMII_INT_N
GND
RESERVED
GND
ANT_DIV
GND
SDC_DET
GND
GND
GND GND
USIM/SDC USB
UART
RESERVED
ANT
GND
RESERVED
RESERVED

Table of Contents