ST STM32CubeH7 - Performance Features; CPU Cache Performance

UM2222 Rev 2 31/76
UM2222 Performance
75
6 Performance
6.1 CPU cache
The STM32CubeH7 demonstration takes benefit from Cortex-M7 performance:
• 16 Kbytes dedicated to instruction cache
• 16 Kbytes dedicated to data cache
Figure 18. STM32H7 Series system architecture
Using the STM32H7 Series, the CPU load is decreased with video module from 87% to 5%
compared to STM32F7 Series, thanks to the hardware JPEG decoding and the support of
hardware conversion from YCbCr to RGB using Chrom-ART Accelerator.
06Y9
$;,0
'0$
(WKHUQHW
0$&
6'00&'0$ 86%+6 86%+6
&RUWH[0
$3%
$57 6'00& 0'0$ '0$' /7'&
%'0$
$3%
&RUWH[0
,
.%
'
.%
$+%3
'0$B0(0
'0$B3(5,3+
'0$B0(0
'0$B3(5,3+
6EXV
'EXV
,EXV
$3%
ELW$+%EXVPDWUL[
'GRPDLQ
ELW$;,EXVPDWUL[
'GRPDLQ
ELW$+%EXVPDWUL[
'GRPDLQ
'7&0
.E\WH
,7&0
.E\WH
)ODVK$
8SWR0E\WH
)ODVK%
8SWR0E\WH
$;,65$0
.E\WH
463,
)0&
65$0
.E\WH
65$0
.E\WH
65$0
.E\WH
$+%
$+%
$+%
65$0
.E\WH
%DFNXS
65$0
.E\WH
$+%6
&38
&38
'WR'$+%
'WR'$+%
'WR'$+%
'WR'$+%
ELWEXV
ELWEXV
%XVPXOWLSOH[HU
/HJHQG
0DVWHULQWHUIDFH



6ODYHLQWHUIDFH
$+%
$;,
$+%
$3%
$3%
7&0



