147
TMS320C6748
www.ti.com
SPRS590G –JUNE 2009–REVISED JANUARY 2017
Submit Documentation Feedback
Product Folder Links: TMS320C6748
Peripheral Information and Electrical SpecificationsCopyright © 2009–2017, Texas Instruments Incorporated
Table 6-51. McASP AFIFO Registers Accessed Through Peripheral Configuration Port
BYTE ADDRESS ACRONYM REGISTER DESCRIPTION
0x01D0 1000 AFIFOREV AFIFO revision identification register
0x01D0 1010 WFIFOCTL Write FIFO control register
0x01D0 1014 WFIFOSTS Write FIFO status register
0x01D0 1018 RFIFOCTL Read FIFO control register
0x01D0 101C RFIFOSTS Read FIFO status register
6.15.2 McASP Electrical Data/Timing
6.15.2.1 Multichannel Audio Serial Port 0 (McASP0) Timing
Table 6-52 and Table 6-54 assume testing over recommended operating conditions (see Figure 6-32 and
Figure 6-33).
(1) ACLKX0 internal – McASP0 ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX0 external input – McASP0 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX0 external output – McASP0 ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
ACLKR0 internal – McASP0 ACLKRCTL.CLKRM = 1, PDIR.ACLKR =1
ACLKR0 external input – McASP0 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR0 external output – McASP0 ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
(2) P = SYSCLK2 period
(3) This timing is limited by the timing shown or 2P, whichever is greater.
(4) McASP0 ACLKXCTL.ASYNC=1: Receiver is clocked by its own ACLKR0
(5) McASP0 ACLKXCTL.ASYNC=0: Receiver is clocked by transmitter's ACLKX0
Table 6-52. Timing Requirements for McASP0 (1.3V, 1.2V, 1.1V)
(1)(2)
NO.
1.3V, 1.2V 1.1V
UNIT
MIN MAX MIN MAX
1 t
c(AHCLKRX)
Cycle time, AHCLKR/X 25 28 ns
2 t
w(AHCLKRX)
Pulse duration, AHCLKR/X high or low 12.5 14 ns
3 t
c(ACLKRX)
Cycle time, ACLKR/X AHCLKR/X ext 25
(3)
28
(3)
ns
4 t
w(ACLKRX)
Pulse duration, ACLKR/W high or low AHCLKR/X ext 12.5 14 ns
5 t
su(AFSRX-ACLKRX)
Setup time,
AFSR/X input to ACLKR/X
(4)
AHCLKR/X int 11.5 12 ns
AHCLKR/X ext input 4 5 ns
AHCLKR/X ext output 4 5 ns
6 t
h(ACLKRX-AFSRX)
Hold time,
AFSR/X input after ACLKR/X
(4)
AHCLKR/X int -1 -2 ns
AHCLKR/X ext input 1 1 ns
AHCLKR/X ext output 1 1 ns
7 t
su(AXR-ACLKRX)
Setup time,
AXR0[n] input to ACLKR/X
(4)(5)
AHCLKR/X int 11.5 12 ns
AHCLKR/X ext 4 5 ns
8 t
h(ACLKRX-AXR)
Hold time,
AXR0[n] input after ACLKR/X
(4)(5)
AHCLKR/X int -1 -2 ns
AHCLKR/X ext input 3 4 ns
AHCLKR/X ext output 3 4 ns