EasyManuals Logo

Texas Instruments TMS320C6748 User Manual

Texas Instruments TMS320C6748
274 pages
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Page #169 background image
Copyright © 2009–2017, Texas Instruments Incorporated Peripheral Information and Electrical Specifications
Submit Documentation Feedback
Product Folder Links: TMS320C6748
169
TMS320C6748
www.ti.com
SPRS590G –JUNE 2009–REVISED JANUARY 2017
(1) These parameters are in addition to the general timings for SPI slave modes (Table 6-69).
(2) P = SYSCLK2 period; M = t
c(SPC)M
(SPI master bit clock period)
(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.
Table 6-74. Additional SPI0 Slave Timings, 4-Pin Chip Select Option
(1)(2)(3)
NO. PARAMETER
1.3V, 1.2V 1.1V 1.0V
UNIT
MIN MAX MIN MAX MIN MAX
25 t
d(SCSL_SPC)S
Required delay from SPI0_SCS asserted at slave to first SPI0_CLK edge
at slave.
P + 1.5 P + 1.5 P + 1.5 ns
26 t
d(SPC_SCSH)S
Required delay from final SPI0_CLK edge
before SPI0_SCS is deasserted.
Polarity = 0, Phase = 0,
from SPI0_CLK falling
0.5M+P+4 0.5M+P+4 0.5M+P+5
ns
Polarity = 0, Phase = 1,
from SPI0_CLK falling
P+4 P+4 P+5
Polarity = 1, Phase = 0,
from SPI0_CLK rising
0.5M+P+4 0.5M+P+4 0.5M+P+5
Polarity = 1, Phase = 1,
from SPI0_CLK rising
P+4 P+4 P+5
27 t
ena(SCSL_SOMI)S
Delay from master asserting SPI0_SCS to slave driving SPI0_SOMI valid P+17.5 P+20 P+27 ns
28 t
dis(SCSH_SOMI)S
Delay from master deasserting SPI0_SCS to slave 3-stating SPI0_SOMI P+17.5 P+20 P+27 ns
(1) These parameters are in addition to the general timings for SPI slave modes (Table 6-69).
(2) P = SYSCLK2 period; M = t
c(SPC)M
(SPI master bit clock period)
(3) Figure shows only Polarity = 0, Phase = 0 as an example. Table gives parameters for all four slave clocking modes.
Table 6-75. Additional SPI0 Slave Timings, 5-Pin Option
(1)(2)(3)
NO. PARAMETER
1.3V, 1.2V 1.1V 1.0V
UNIT
MIN MAX MIN MAX MIN MAX
25 t
d(SCSL_SPC)S
Required delay from SPI0_SCS asserted at slave to first
SPI0_CLK edge at slave.
P + 1.5 P + 1.5 P + 1.5 ns
26 t
d(SPC_SCSH)S
Required delay from final
SPI0_CLK edge before SPI0_SCS
is deasserted.
Polarity = 0, Phase = 0,
from SPI0_CLK falling
0.5M+P+4 0.5M+P+4 0.5M+P+5
ns
Polarity = 0, Phase = 1,
from SPI0_CLK falling
P+4 P+4 P+5
Polarity = 1, Phase = 0,
from SPI0_CLK rising
0.5M+P+4 0.5M+P+4 0.5M+P+5
Polarity = 1, Phase = 1,
from SPI0_CLK rising
P+4 P+4 P+5
27 t
ena(SCSL_SOMI)S
Delay from master asserting SPI0_SCS to slave driving
SPI0_SOMI valid
P+17.5 P+20 P+27 ns
28 t
dis(SCSH_SOMI)S
Delay from master deasserting SPI0_SCS to slave 3-stating
SPI0_SOMI
P+17.5 P+20 P+27 ns
29 t
ena(SCSL_ENA)S
Delay from master deasserting SPI0_SCS to slave driving
SPI0_ENA valid
17.5 20 27 ns

Table of Contents

Questions and Answers:

Question and Answer IconNeed help?

Do you have a question about the Texas Instruments TMS320C6748 and is the answer not in the manual?

Texas Instruments TMS320C6748 Specifications

General IconGeneral
BrandTexas Instruments
ModelTMS320C6748
CategoryControl Unit
LanguageEnglish

Related product manuals