EasyManua.ls Logo

Alinx AX7035 - Part 9: HDMI1 Output Interface

Alinx AX7035
42 pages
Print Icon
To Next Page IconTo Next Page
To Next Page IconTo Next Page
To Previous Page IconTo Previous Page
To Previous Page IconTo Previous Page
Loading...
Amazon Store: https://www.amazon.com./alinx
Sales Email: rachel.zhou@aithtech.com
ARTIX-7 FPGA Development Board AX7035 User Manual
19 / 42
E1_TXD3
L20
Transmit Data bit3
E1_TXEN
L19
Transmit enable signal
E1_RXC
K18
RGMII receive clock
E1_RXD0
K19
Receive Data Bit0
E1_RXD1
M15
Receive Data Bit1
E1_RXD2
J17
Receive Data Bit2
E1_RXD3
J20
Receive Data Bit3
E1_RXDV
M21
Receive data valid signal
E1_MDC
K17
MDIO Management Clock
E1_MDIO
K16
MDIO Management Data
E1_RESET
L15
PHY Reset Signal
Part 9: HDMI1 Output interface
The implementation of the HDMI output interface on the AX7035
development board is to directly connect the differential signal and clock of the
HDMI interface through the differential IO of the FPGA, realize the differential
output of the HMDI signal after the data is encoded and parallel-to-differentially
converted in the FPGA, and realize the HDMI digital video. The output
transmission solution supports up to 1080P@60Hz output.
The differential drive signal of HDMI passes through the IO output of FPGA
BANK35, and the ESD protection device is added to the signal interface. In
addition, the HPD (hot plug detect) signal is used to detect whether the external
HDMI display device is inserted. Figure 9-1 is detailed the HDMI output
Interface schematic

Related product manuals